



(51) International Patent Classification:
H01L 51/10 (2006.01)

(21) International Application Number:
PCT/GB2012/050869

(22) International Filing Date:
20 April 2012 (20.04.2012)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
1106772.5 21 April 2011 (21.04.2011) GB

(71) Applicant (for all designated States except US): **CPI IN-
NOVATION SERVICES LIMITED** [GB/GB]; The
Wilton Centre, Wilton, Redcar, Teesside TS10 4RF (GB).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **OGIER, Simon**
[GB/GB]; Temporal Lodge, Shirley Avenue, Ripon, York-
shire HG4 1SP (GB). **PALUMBO, Marco** [GB/GB]; The
Flat, 19 Dryburn Hill, Durham DH1 5AE (GB).

(74) Agent: **HARGREAVES ELSWORTH**; Cooper's Studios,
14-18 Westgate Road, Newcastle-upon-Tyne, Tyne and
Wear NE1 3NN (GB).

(81) Designated States (unless otherwise indicated, for every
kind of national protection available): AE, AG, AL, AM,
AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ,
CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO,
DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN,
HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR,
KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME,
MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ,
OM, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SC, SD,
SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR,
TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every
kind of regional protection available): ARIPO (BW, GH,
GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, SZ, TZ,
UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU,
TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE,
DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU,
LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK,
SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ,
GW, ML, MR, NE, SN, TD, TG).

Published:

— with international search report (Art. 21(3))

(54) Title: TRANSISTORS




FIGURE 1 (A) "Wavy" transistor W=163 microns

(57) Abstract: This invention comprises a field effect transistor which comprises source and drain electrodes (01) which are bridged by a semiconductor which comprises semiconducting crystallites, the conductivity of the semiconductor being controlled by a gate electrode (02) which is insulated from the semiconductor and the source and drain electrodes, to which a potential is applied for controlling the conductivity of the semiconductor, in which at least part of the facing surfaces of the source and drain electrodes are geometrically formed such that they provide current flow of different directions between the electrodes through the said channel. By this means current is caused to flow through more orientations of the crystals resulting in greater uniformity of performance between different transistors when there is a degree of variable crystallographic orientation.



Transistors.

This invention relates to transistors.

5 Background of the invention.

Field effect transistors are known in which source and drain electrodes are bridged by a semiconductor the conductivity of which is controlled by a gate electrode insulated from the semiconductor and the source and drain electrodes to which a potential is applied for
10 this purpose.

In order to meet performance specifications it is necessary for such devices to be acceptably consistent in their performance. This is particularly important in display devices containing many transistors in which inconsistent performance can show as
15 defects in the display.

US 2010/0155710 discloses the process of forming well oriented crystals by isotropic growth and the large crystals of the semiconductor in the channel between the source and drain electrodes appear in the photographs to bridge the channel. This is achieved
20 by depositing a drop of water on its drain electrode and depositing an immiscible solution of a semiconductor on to the drop of water which solution flows over the water droplet into a surrounding channel between drain electrode and the source electrode. The channel seems necessarily to surround the drain electrode but this is difficult to reconcile with some of the drawings and with the photograph of figure 9 in which the
25 source and drain electrodes are said to be square shaped.

The procedure seems to have been carried out on a small scale using pipettes or the like and the channels were 200 μm long in the direction of current flow. There are difficulties in scale up to industrial production and in dealing with the short channel lengths of as
30 little as 4 μm now being adopted.

Problems mentioned as requiring attention in the specification include liquid amounts, liquid viscosity, liquid evaporation rates, drop height, drop angle, drop atmosphere, drop splash etc. The problem of delivering droplets onto very tiny targets and then delivering
35 second droplets onto the top of the first droplet are believed to be beyond the practicality

of presently known equipment. The problem of preventing variations in the size of the droplets impacting the target and other difficulties are likely to introduce non-uniformity in transistors. The process described appears to be of great difficulty and there is a need for a simpler process of producing transistors of closely reproducible performance on a large scale.

A further problem with the products of this process is that a substantial part of the drain electrode would not be covered by the semiconductor although the degree to which this would be the case would presumably depend on the extent to which the impact of the semiconductor solution splashed or spread the water over the surface. If the water spread into the channel as a result the semiconductor would presumably not fill the channel and its evaporation might damage the connection.

This invention enables the large-scale production of transistors of satisfactorily uniformity of properties by a simpler procedure using semiconductors in which the crystallites do not have to be well oriented.

In WO 03/058729 semiconductor devices are described in which the channel separating the source and drain electrodes is extended by adopting what is described as a non-linear formation. In most of the drawings the non-linear channels are composed of connected linear sections and no curvature is present. Such an arrangement can achieve close packing in which the width of the channel can be maximised. In accordance with the convention used in this art we define channel length as being the distance between source and drain electrodes and channel width to be the geometrical extent of the said channel.

There is no teaching relating to the crystalline nature of the semiconductors or uniformity of performance of transistors, in this reference but in order to emphasise the generality the invention in figure 6 a serpentine configurations is shown. This appears to be a non-optimum use of the available space.

Description of the invention.

If the semiconductor is amorphous it will tend to be consistent with any orientation of the source and drain electrodes, but higher charge mobilities are being sought by the use of

crystalline semiconductors which are in general not isotropic in their electrical characteristics.

Consequently if the semiconductor crystals are aligned in an optimum orientation relative to the path of current between the electrodes their performance is better than if their alignment is not optimal. In normal manufacturing procedures the direction of alignment cannot be controlled and the resulting transistors may be of unpredictable performance when manufactured by the same technique. For crystals much smaller than the device channel length, if the orientation of the crystals relative to the path of the current is completely random although the performance of the device will not be optimum each example of the device will have a similar performance. In view of the constant pressure to reduce the size of transistors one will nonetheless find that as the numbers of crystals relative to the channel length declines then localised areas of different average alignment will arise.

Insofar as the crystalline semiconducting material is a single crystal it is fully aligned but not necessarily in the best orientation. If it comprises a large number of crystals it is likely that the crystals will be substantially random in their orientation. If this is not so the average orientation will differ from one device to another and if as is normal the conductivity of the crystals is non-isotropic the performance of the devices will be non-uniform. The shorter the channel length the fewer crystals will bridge it (assuming similar crystal size) and the greater the variation in charge mobility is likely to be.

The semiconductor may be organic or inorganic. It may comprise a single crystalline component which may be a small molecule component or may be a polymeric component which has crystalline and optionally amorphous regions. It may comprise both a crystalline small molecule semiconductor and a binder which may also be a semiconductor. In the latter case crystallites of the small molecule component may be present in a matrix of the binder or may to a greater or lesser extent segregate as a film in the conducting channel thus connecting the electrodes.

If the semiconductor is deposited from solution followed by evaporation of the solvent, crystals formed by the small molecules may be differently aligned by crystal growth phenomena in different channels. If crystal forming semiconducting small molecules are deposited by vapour deposition different alignment in different channels may also be

brought about by crystal growth phenomena. If crystalline material is present as particles dispersed in a matrix and the ratio of the average crystal size to the length of the conducting channel is low and there are a large number of crystals present their orientation may approach randomness but if the average crystal size relative to the length of the conducting channel is high for example greater than one quarter, i.e. a ratio of 1 or more to 4 (expressed as the shortest distance from the source to the drain electrode) the uniformity of alignment is more likely to vary from location to location.

There is a trend to reduce the dimensions of field effect transistors and this necessarily brings the source and drain electrodes closer together. As fewer crystallites bridge the gap a variation of performance between different transistors can arise as some regions of crystallites will conform more to the optimum orientation for current flow than others.

This invention comprises a field effect transistor which comprises source and drain electrodes which are bridged by a semiconductor which comprises semiconducting crystallites of varying alignment, the conductivity of the semiconductor being controlled by a gate electrode, which is insulated from the semiconductor and the source and drain electrodes, to which a potential is applied for controlling the conductivity of the semiconductor, in which at least part of the facing surfaces of the source and drain electrodes are geometrically formed such that they provide current flow of different directions between the electrodes through the said channel. By this means current is caused to flow through more orientations of the crystals resulting in greater uniformity of performance between different transistors.

It will be realised that the invention produces the greatest benefit in improving the uniformity of performance of field effect transistors in which the crystallites tend to have a high degree of varying crystallographic alignment, but benefit may also be obtained to a lesser extent when the degree of crystallographic alignment is less.

The invention also provides a method of improving the uniformity of performance of field effect transistors which comprise semiconductors which comprise semiconducting crystallites bridging their source and drain electrodes by the use of source and drain electrodes of which the facing surfaces are contoured so as to have variable tangents.

It is preferred that the electrodes' facing surfaces should be complimentary so that the channel between them is similar in width throughout. The channel is preferably curved throughout its width. If the channel is circular the current will flow in different directions as the inner electrode will have a shorter circumference than the outer one and the current will flow in a fan like pattern. However a circular channel may cause manufacturing difficulties in that the inner electrode has to be accessed through a via and as this can complicate the manufacturing process we prefer open channels, for example a split circle formation in which alternately inverted semicircles are present or by a sinusoidal or similar form, for example connected and alternately inverted sections of the of conics, for example sections of parabolas or ellipses.

The channel should preferably be smooth and substantially free from discontinuities. The facing surfaces are preferably of matching conformation. The length of the channel between them is preferably substantially constant. It is preferred that the geometrical environment of the semiconductor should vary along the whole width of the channel.

The invention is of increasing advantage as the separation of the source and drain electrodes is reduced and it is very useful if the separation is less than 20 microns. It is particularly useful if the separation is at most 10 microns, for example at most 4 microns.

The invention is particularly suitable if the individual crystallites are large enough to be capable of bridging the gap between the electrodes or are approaching such size.

It is preferred that the semiconductor comprises a binder which is preferably amorphous and which is itself preferably a semiconductor. Both crystalline and amorphous semiconductors are well established in the art and a combination of a crystalline semiconductor, for example a polyacene, for example a pentacene which is preferably substituted by trialkylsilyl ethynyl groups and an amorphous semiconductor for example a polytriarylamine is suitable. The invention is believed however to be of a fundamentally physical character related to the orientation of semiconducting crystals as before discussed rather than being related to any particular crystals or any particular location thereof, whether for example present as a film bridging the channel or preferably as a matrix.

One form of the invention will now be described with reference to the drawings in which the source and drain electrodes are identified as 01 and the gate electrode is shown as 02. The shaped transistor source, drain and gate electrodes are shown in bottom gate configuration to show the channel shape in detail. The preparation of the transistors and their performance is described in the experimental results below.

Experimental results.

To investigate the effect of the Source and Drain (SD) electrode shape on the spread of drive currents in Organic Thin Film Transistors (OTFT), top gate bottom contact transistors were fabricated. In the experiments a range of different 4" square substrates were used. These were glass, planarised polyethylenenaphthalate (PEN) (ex Du Pont Teijin Films), and glass coated with a layer of crosslinked SU8 negative photoresist (Microchem corp). Au source and drain electrodes were defined upon the substrate using standard photolithography and chemical wet etching. For the PEN and glass substrates a thin (5nm) Titanium adhesion layer was used underneath the Au. For the SU8 on glass substrate, the Ti adhesion layer was unnecessary since Au adheres well enough to the SU8 surface throughout the patterning process. The patterns used to define the source and drain electrodes can be seen in Figure 1. Each 4" panel is divided in 32 unit cells distributed on the panel across 8 columns and 4 rows. In each cell there are up to 500 OTFTs (organic thin film transistors) and age shall show the packed in a density similar to that found in a display backplane of resolution 100ppi (pixels per inch). Prior to spin coating of the OSC solution, a 10mM solution of pentafluorobenzenethiol was applied to the surface of the electrodes for 1 minute followed by spin coating and rinsing in 2-propanol. Organic semiconductor (OSC) formulations comprised 6,13-bis(triisopropylethynyl)pentacene, (TIPS)^[1] and polytriarylamine (PTAA)^[2] in 1,2,3,4-tetrahydronaphthalene solvent (tetralin). Several formulations were prepared in order to determine the influence of the electrode shape on the uniformity of the transistor on current. Details of the formulations used are shown in Table 1. To complete the OTFT stack a fluoropolymer dielectric (CytopTM in FC43 solvent, Asahi Glass Company) was also spin coated to a thickness of 500 nm. Finally, Au top gates were deposited and patterned on top the stack via sputtering and photo-lithographic methods, allowing the precise positioning of the gate over the source-drain electrodes and OTFT channel.

Electrical characterization was performed using a Keithley 4200 semiconductor parameter analyser connected to a Wentworth semi-automatic probe station. For each formulation and electrode shape tested, a minimum of 50 transistors were measured at different points across the substrate. All OTFT were tested using a gate voltage, V_G range of +20V to -40 V, while applying a constant drain voltage, V_{DS} of -5 V (source grounded) and measuring the corresponding drain current, I_{DS} transfer curve. The linear mobility, μ_{lin} of each transistor was calculated according the equation:

$$\mu = \frac{\partial I_{DS}}{\partial V_G} \frac{L}{WC_i V_{DS}}$$

where L is the transistor length, W is the transistor width and C_i is the dielectric capacitance per unit area. On current was defined as the current measured for each transistor at a value of $V_{gs} = -40V$ and $V_{ds} = -5V$. To exclude the small proportion of devices with gate leakage, a ratio of the gate current to the source-drain current was made at the voltage of $V_{gs} -40V$, $V_{ds} -5V$. If this ratio was below 10 (i.e. the gate current was more than 10% of the source drain current, then the device was excluded from the results). Table 1 shows a summary of the main results obtained on 3 substrate types, using formulations at various PTAA:TIPS mixing ratios and with either linear or wavy electrode shape. A 4wt% formulation of PTAA in tetralin was used as to demonstrate that shaped electrodes are only effective where the OSC layer is crystalline (PTAA is amorphous therefore unaffected by the channel orientation). In all cases where TIPS is used the standard deviation of the on current is substantially smaller when the wavy transistor shape is used. In many cases the standard deviation is less than half that of the linear shaped transistor. For the amorphous PTAA material the variation in on current is equal in both wavy and linear transistors (to within experimental error). The best I_{on} variation for the TIPS/PTAA result (8.9%) on the wavy shaped electrodes is approaching the value for the PTAA case (5.2%).

30

35

TABLE 1 Summary of results.

Formulation	L(μm)/W(μm)	Substrate type	Electrode shape	%standard deviation I_{on}
TIPS:PTAA 4wt% 1:1	8/100	PEN	LINEAR	29*
TIPS:PTAA 4wt% 1:1	8/163	PEN	WAVY	8.9*
TIPS:PTAA 4wt% 1:1	7/100	SU8	LINEAR	21
TIPS:PTAA 4wt% 1:1	7/100	SU8	WAVY	10
TIPS:PTAA 4wt% 2:1	8/100	PEN	LINEAR	35
TIPS:PTAA 4wt% 2:1	8/163	PEN	WAVY	16
PTAA 4wt%	8/100	Glass	LINEAR	5.8
PTAA 4wt%	8/163	Glass	WAVY	5.2

Note: Linear mobility was unaffected by channel shape. For reference, the calculation of the linear mobility for the devices measured in table 1 is shown below:

For TIPS:PTAA 1:1 formulations the average linear mobility on PEN was $0.7\text{cm}^2/\text{Vs}$

For TIPS:PTAA 1:1 formulations the average linear mobility on SU8(on glass) was $0.4\text{cm}^2/\text{Vs}$

For TIPS:PTAA 2:1 formulations the average linear mobility on PEN was $0.3\text{cm}^2/\text{Vs}$

For PTAA the average linear mobility on glass was $0.003\text{cm}^2/\text{Vs}$

* For this condition more than 300 OTFTs were tested across the substrate in groups of 100.


Claims.

1. A field effect transistor which comprises source and drain electrodes which are separated by a channel containing a semiconductor which comprises semiconducting crystallites of varying alignment relative to the source and drain electrodes, the conductivity of the semiconductor being controlled by a gate electrode which is insulated from the semiconductor and the source and drain electrodes, to which a potential is applied for controlling the conductivity of the semiconductor, in which at least part of the facing surfaces of the source and drain electrodes are geometrically formed such that they provide current flow of different directions between the electrodes through the said channel.
2. A field effect transducer according to claim one in which the channel separating the source and drain electrodes is of substantially uniform length and is curved throughout its width.
3. A field effect transducer as claimed in claim one or two in which the channel is of split circle formation in which connected alternately inverted circles are present.
4. A field effect transducer according to claim one or two in which facing surfaces of the source and drain electrodes are contoured so as to have variable tangents.
5. A field effect transducer according to any preceding claim in which the channel length is at most 20 μm and preferably at most 10 μm .
6. A field effect transducer as claimed in any preceding claim which comprises a binder of the semiconducting crystallites.
7. A field effect transducer as claimed in claim six in which the binder has semiconducting properties and is amorphous.
8. A field effect transducer as claimed in any preceding claim in which the semiconductor is deposited as a solution and dried.
9. A field effect transducer as claimed in any preceding claim in which the semiconductor comprises crystallites of a preferably substituted polyacene, for example a


pentacene, which is preferably substituted by trialkylsilyl ethynyl groups.

10. A field effect transducer as claimed in any preceding claim in which comprises a polytriarylamine binder.


1.



(A) "Wavy" transistor $W=163$ microns



(B) "Wavy" transistor $W=100$ microns



LINEAR; $W=100$ microns
(C) "Linear" transistor

FIGURE

INTERNATIONAL SEARCH REPORT

International application No
PCT/GB2012/050869

A. CLASSIFICATION OF SUBJECT MATTER
INV. H01L51/10
ADD.

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

EPO-Internal, WPI Data, COMPENDEX

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2010/155710 A1 (LEE SEONGHOON [KR] ET AL) 24 June 2010 (2010-06-24) cited in the application	1,2,4,8,9
Y	paragraph [0037]; figure 2 -----	5-7,10
X	EP 1 850 404 A2 (HITACHI LTD [JP]) 31 October 2007 (2007-10-31) paragraph [0024] - paragraph [0026]; figures 1,2 paragraph [0018] - paragraph [0020] paragraph [0030] - paragraph [0031] -----	1-4,8
X	US 2006/197884 A1 (KIM BO-SUNG [KR] ET AL) 7 September 2006 (2006-09-07) paragraph [0108]; figures 14,15 paragraph [0104] ----- -/-	1,2,4



Further documents are listed in the continuation of Box C.



See patent family annex.

* Special categories of cited documents :

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

24 July 2012

Date of mailing of the international search report

31/07/2012

Name and mailing address of the ISA/

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040,
Fax: (+31-70) 340-3016

Authorized officer

Beierlein, Udo

INTERNATIONAL SEARCH REPORT

International application No

PCT/GB2012/050869

C(Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	US 2010/308304 A1 (OGIER SIMON DOMINIC [GB] ET AL) 9 December 2010 (2010-12-09) paragraph [0169] paragraph [0101] paragraph [0106]; compound II1a -----	6,7,10
Y	EP 1 780 815 A2 (FUJI ELECTRIC HOLDINGS [JP]) 2 May 2007 (2007-05-02) paragraph [0039] -----	5

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No

PCT/GB2012/050869

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
US 2010155710	A1	24-06-2010	JP 2010153794 A	08-07-2010
			KR 20100075100 A	02-07-2010
			US 2010155710 A1	24-06-2010

EP 1850404	A2	31-10-2007	CN 101064362 A	31-10-2007
			EP 1850404 A2	31-10-2007
			JP 4961819 B2	27-06-2012
			JP 2007294704 A	08-11-2007
			KR 20070105840 A	31-10-2007
			TW 200805723 A	16-01-2008
			US 2007252229 A1	01-11-2007

US 2006197884	A1	07-09-2006	CN 1870284 A	29-11-2006
			JP 2006313913 A	16-11-2006
			KR 20060114889 A	08-11-2006
			US 2006197884 A1	07-09-2006
			US 2011014736 A1	20-01-2011

US 2010308304	A1	09-12-2010	CN 101361205 A	04-02-2009
			DE 112006003179 T5	15-01-2009
			EP 1974401 A1	01-10-2008
			GB 2449023 A	05-11-2008
			JP 2009524226 A	25-06-2009
			KR 20080096781 A	03-11-2008
			US 2010308304 A1	09-12-2010
			WO 2007082584 A1	26-07-2007

EP 1780815	A2	02-05-2007	EP 1780815 A2	02-05-2007
			JP 2007123773 A	17-05-2007
			US 2007131927 A1	14-06-2007
