A pixel sensor includes an n-type common node formed below a pinning region. A plurality of n-type blue detectors are spaced apart from the common node forming channels below blue color-select gates. A buried green photocollector is coupled to the surface through a first deep contact spaced apart from the common node forming a channel below a green color-select gate. A red photocollector buried deeper than the green photocollector is coupled to the surface through a second deep contact spaced apart from the common node forming a channel below a red color-select gate. A reset-transistor has a source disposed over and in contact with the common node. A source-follower transistor has gate coupled to the common node, a drain coupled to a power-supply node, and a source forming a pixel-sensor output.
1. Field of the Invention

The present invention relates to CMOS active pixel sensors. More particularly, the present invention relates to such pixel sensors having depleted photocollectors coupled to a depleted common node.

2. The Prior Art

Active pixel sensors that use a pinned photodiode are well known in the art. See, for example, United States Patent No. 5,904,493. The pinned photodiode is advantageous as it prevents the high leakage current due to surface defects in the semiconductor materials used to make the photodiode. An additional improvement to the pinned photodiode is the fully depleted pinned photodiode as shown, for example, in United States Patent No. 6,388,243. The depleted photodiode allows for reduction in photodiode capacitance which improves light sensitivity and cancellation of reset noise which improves signal-to-noise ratio, in addition to the lower leakage of the pinned diode. Most active pixel sensors that employ a pinned photodiode also have a sensing node coupled to the diode, usually through a transistor. The sensing node can also be pinned to improve performance by reducing capacitance and leakage effects as shown in United States Patent No. 7,119,322. Another trend in active pixel sensor design is the reduction of pixel size and the desire to reduce the amount of circuitry within each pixel. Reducing the pixel size reduces the photocollection area, thereby reducing sensitivity. In order to counteract this sensitivity reduction, it is desirable to share readout circuits among more than one pixel as shown in United States Patent No. 6,093,670. However, sharing the circuits can introduce problems such as increased capacitance and noise.

A new class of image sensors uses multiple detectors stacked in a vertical arrangement to make a multi-color sensor as exemplified in United States Patent No. 6,727,521. The multi-color sensor that employs vertically stacked pixel sensors also benefits from sharing of wires and circuitry, particularly because the stacked pixel design has more photocollection sites per unit area of the sensor as shown in United States Patent No. 6,960,757. Sharing the sense node of a single readout circuit among a number of photocollection circuits in a vertical stacked pixel sensor can also lead to degradation of
performance similar to the conventional sensor, and therefore a way to counteract the negative effects of sharing readout circuits is needed. The invention embodied herein provides a method for improving the performance of an active pixel sensor that uses a shared readout node.

**BRIEF DESCRIPTION OF THE INVENTION**

A multi-color active pixel sensor is formed in a p-type semiconductor body. A depleted common node formed from an n-type region is disposed in the semiconductor body below a p-type common-node pinning region disposed on the surface of the semiconductor body, a first edge of the n-type region extending beyond an edge of the p-type common-node pinning region. A plurality of depleted blue photocollectors is disposed in the semiconductor body. Each blue photocollector includes a detector n-type region more lightly doped than the depleted common node n-type region disposed in the semiconductor body below a p-type blue-detector pinning region disposed on the surface of the semiconductor body. An edge of each detector n-type region extends beyond an edge of the p-type blue-detector pinning region and is spaced apart from the common node n-type region to form a blue-select channel. A polysilicon blue color-select gate overlies and is insulated from each blue-select channel. Each blue color-select gate is coupled to a different blue color select signal line.

A green photocollector is disposed in the semiconductor body at a depth greater than that of the blue photocollectors and is electrically coupled to the surface of the semiconductor body through a first deep contact spaced apart from the common node to form a green-select channel. A polysilicon green color-select gate overlies and is insulated from the green-select channel. The green color-select gate is coupled to a green color-select signal line.

A red photocollector is disposed in the semiconductor body at a depth greater than that of the green photocollector and is electrically coupled to the surface of the semiconductor body through a second deep contact spaced apart from the common node to form a red-select channel. A polysilicon red color-select gate overlies and is insulated from the red-select channel. The red color-select gate is coupled to a red color-select signal line.

An n-type reset-transistor source region is disposed in the semiconductor body, a second edge of the n-type common-node region underlies and is in electrical contact with the n-type reset-transistor source region. An n-type reset-transistor drain region is disposed in the semiconductor body, is spaced apart from the reset-transistor source region to form a reset transistor channel, and is coupled to a power-supply node. A polysilicon reset-transistor gate
overlies and is insulated from the reset-transistor channel. The reset-transistor gate is coupled to a reset-signal line.

A source-follower transistor has a gate coupled to the common node, a drain coupled to a power-supply node, and a source forming a pixel-sensor output.

**BRIEF DESCRIPTION OF THE DRAWING FIGURES**

FIG. 1 is a cross-sectional view of a portion of a CMOS active pixel sensor according to the principles of the present invention.

FIG. 2A is a top view of an exemplary layout of a multicolor CMOS active pixel sensor according to the principles of the present invention.

FIG. 2B is a cross-sectional view of a portion of the layout of FIG. 2A.

FIGS. 3A through 3D are energy diagrams illustrating the operation of a CMOS active pixel sensor according to the principles of the present invention.

FIG. 4 is a schematic diagram of an alternative pixel according to the present invention wherein only the blue photocollectors are coupled to a depleted common node.

FIG. 5 is a cross-sectional diagram showing the depleted common node and sense node of the embodiment of FIG. 4 in more detail.

**DETAILED DESCRIPTION OF THE INVENTION**

Persons of ordinary skill in the art will realize that the following description of the present invention is illustrative only and not in any way limiting. Other embodiments of the invention will readily suggest themselves to such skilled persons.

Referring first to FIG. 1, a cross-sectional view of a portion 10 of an illustrative active CMOS pixel sensor according to the present invention. FIG. 1 shows only a single photocollector for simplicity, though the preferred embodiment employs a plurality of photocollectors. The active pixel sensor is formed in a p-type semiconductor body, which may be a well in a semiconductor substrate or may be the substrate itself. The pixel sensor is formed between field oxide regions 14 at the edges of which field-stop implants 16 have been made as is known in the art.

An n-type depleted blue collector 18 is formed in the p-type region 12 and is covered by a p-type pinning region 20. N-type blue collector 18 is shown bounded at the left edge by field oxide region 14 and field-stop implant 16. A polysilicon gate 22 is aligned with the edge
of n-type blue collector 18 and spacers 24 are used to place the edge of p-type pinning region 20 back from the edge of n-type blue collector 18.

A n-type depleted common node 26 has one edge aligned with the edge of polysilicon gate 22. A p-type pinning region 28 overlies n-type depleted common node 26 and is aligned with the spacer 24 shown at the right edge of polysilicon gate 22.

An n-type sense node 30 is formed in semiconductor body 12. The right edge of depleted common node 26 extends under and makes electrical contact with n-type sense node 30.

N-type sense node 30 is coupled to the source of an n-channel reset transistor for the pixel sensor, shown as a schematic symbol at reference numeral 32. As will be appreciated by persons of ordinary skill in the art, sense node 30 may also serve as the source of reset transistor 32. The gate of n-channel reset transistor 32 is coupled to a reset line 34.

N-type sense node 30 is coupled to the gate of an n-channel source-follower amplifier transistor 36 for the pixel sensor 10. The drain of n-channel source-follower amplifier transistor 36 is coupled to a power-supply node, shown as $V_{PA}$ in FIG. 1.

Referring now to FIG. 2A, top view shows an exemplary layout of a multicolor active CMOS pixel sensor 40 according to the principles of the present invention. Pixel sensor 40 includes four depleted blue photocollectors, one green photocollector, and one red photocollector. Although not shown in FIG. 2A, it is possible to have the same number of red and green collectors as blue collectors, or to have a larger number of either red or green photocollectors and still obtain the benefits of the invention.

Pixel sensor 40 includes an active area having an outside perimeter designated by reference numeral 42. An n-type blue1 photocollector has an outside perimeter designated by reference numeral 44 that extends under blue1 select gate 46. Similarly, an n-type blue2 photocollector has an outside perimeter designated by reference numeral 48 that extends under blue2 select gate 50; an n-type blue3 photocollector has an outside perimeter designated by reference numeral 52 that extends under blue3 select gate 54; an n-type blue4 photocollector has an outside perimeter designated by reference numeral 56 that extends under blue4 select gate 58.

A green deep contact plug 60 makes a connection to a buried green photocollector disposed below the surface of the semiconductor body at a depth that optimizes collection of green photons as is known in the art. Deep contact plug 60 makes contact with n-type region 62 that extends under green select gate 64. Similarly, a red deep contact plug 66 makes a
connection to a buried red photocollector disposed below the surface of the semiconductor body at a depth that optimizes collection of red photons as is known in the art. Deep contact plug 66 makes contact with n-type region 68 that extends under the edge of red select gate 70. N-type regions 62 and 68 may be disposed below pinning p-type regions (not shown in FIG. 2A) as shown for the exemplary blue collector 18 in FIG. 1.

A depleted common node 72 is formed within active area 42. Depleted common node 72 extends under blue select gate 46, blue2 select gate 50, blue3 select gate 54, blue2 select gate 58, green select gate 64, and red select gate 70. The edges of depleted common node 72 are spaced apart from the edges of blue1 photocollector 44 blue2 photocollector 48, blue3 photocollector 52, photocollector 56, green n-type region 62, and red n-type region 68 so as to form transistor channels one example of which is illustrated in FIG. 1 between n-type blue collector 18 and n-type depleted common node 26.

In FIG. 2A depleted common node 72 is also in contact with n-type sense node 74 in the manner shown in the cross-sectional diagram of FIG. 1, wherein the depleted common node and the n-type sense node correspond to 26 and 30, respectively. An edge of n-type sense node 74 extends under reset gate 76. A contact, shown formed in n-type sense node 74 above reference numeral 74, is used to make a connection to the gate of a source-follower amplifier transistor (amplifier transistor is not shown in FIG. 2A). The relationship between sense node 74 and the source follower amplifier transistor is illustrated in FIG. 1 as transistor 36 and sense node 30.

An n-type region 78 has an edge that also extends under reset gate 76 and is spaced apart from the edge of n-type sense node 74 that extends under reset gate 76 to form a channel for the reset transistor as is known in the art. A contact, shown formed in n-type region 78 above reference numeral 78, is used to make a connection to the V_{px} supply potential, shown in FIG. 1 as the drain of transistor 32.

Referring to FIG. 2B, a cross section is shown that illustrates one of the buried color channels of the multicolor active CMOS pixel sensor shown in FIG. 2A. To the extent that elements shown in FIG. 1 are also shown in FIG. 2B, these elements will be identified in FIG. 2B using the same reference numerals used in FIG. 1 to identify like structures. The cross section of FIG. 2B shows the green collector 80 and green contact plug 82, and shows the relative position of the red collector 84, but for simplicity the red plug, red selection transistor and the associated connection to the common node are not shown. The green photocollector 80 and its associated deep contact plug 82 may be depleted. Similarly, the red
photocollector and its associated deep contact plug may also be depleted. In the case of depleted green and red photocollectors and plugs, the n-type regions forming the deep contact plugs are more lightly doped than the n-type regions that form the sources of the red and green select transistors, and the green and red photocollectors are more lightly doped than the deep contact plugs in order to facilitate depletion and charge transfer from the photocollectors. The n-type transistor source region 86 shown in FIG. 2B is shown disposed under an associated optional pinning layer 88, and persons of ordinary skill in the art will readily understand that a similar structure can be used for the n-type transistor associated with the red photocollector and plug. The use of the pinning layer 88 can improve performance by reducing leakage current in the n-type source region 86 as is generally known in the art.

Referring now to FIGS. 3A through 3D, a series of energy diagrams illustrate the operation of a CMOS active pixel sensor according to the principles of the present invention. The energy diagrams of FIGS. 3A through 3D show the operation of one of the photocollectors. Persons of ordinary skill in the art will appreciate that the energy diagrams of FIGS. 3A through 3D show electron energy levels, so higher levels in the energy diagrams represent lower positive voltages. The cross-hatched areas in FIGS. 3A through 3D represent charge.

Referring now to FIG. 3A, the pixel sensor is reset by applying a positive voltage to the gate of the reset transistor. A lower positive voltage is applied to the color enable gate. As may be seen in FIG. 3A, the sense node is charged to the level of \( V_{px} \) through the reset transistor. The depleted common node depletes to a positive voltage level lower than \( V_{px} \) and the photodiode is depleted to a voltage level lower than that of the depleted common node. Persons of ordinary skill in the art will appreciate that because the common node is doped to a higher level than the photocollector, the reset operation will deplete it to a higher positive voltage than that of the depleted photodiode.

Next, as shown in FIG. 3B, the color select transistors is turned off as shown by the low voltage levels on its gate. It is during this period that photointegration takes place on all of the photocollectors. This is shown in the cross-hatched area in the photodiode energy bin of FIG. 3B as the voltage decreases from its reset level due to an accumulation of electrons on the photocollectors. The reset transistor is turned on during this period to provide an overflow path.
Next, as shown in FIG. 3C, the sense node is reset after the end of the photointegration period by again asserting a positive voltage on the gate of the reset transistor to turn it on while the color-select transistor remains turned off due to the low voltage at its gate. This step is performed to remove any noise that has resulted in charge accumulating on the sense node during the photointegration period. The reset transistor is then turned off.

Next, as shown in FIG. 3D, the charge accumulated in the photodiode during integration is read out of the photocollector onto the sense node by turning on the color-select transistor while the reset transistor is turned off. As may be seen from the energy diagram, the charge from the photocollector is transferred to the sense node because the energy levels at each node in the path are successively lower, allowing the charge to flow from the photocollector to the sense node. The gate of the source-follower transistor is coupled to the sense node and the color signal in the form of the voltage present on the sense node is read out through the source-follower transistor. The sense node is reset as shown in FIG. 3C in between the reading of each color signal.

Referring now to FIG. 4, a schematic diagram shows an alternative pixel sensor 90 according to the present invention wherein only the depleted blue photocollectors are coupled to a depleted common node. In the illustrative embodiment shown in FIGS. 1 and 2A and 2B, all of the photocollectors are coupled to the depleted common node. In the illustrative embodiment shown in FIG. 4, the red and green collectors are coupled directly to the sense node. As in the case of the embodiment shown in FIGS. 1 and 2, the green and red collectors and their associated deep contacts may be depleted or non-depleted.

Pixel sensor 90 includes blue1 photodiode 92, blue2 photodiode 94, blue3 photodiode 96, blue4 photodiode 98, green photodiode 100, and red photodiode 102. The cathode of blue1 photodiode 92 is coupled to blue1 select transistor 104. The gate of blue1 select transistor 104 is coupled to blue1 select line 106. The cathode of blue2 photodiode 94 is coupled to blue2 select transistor 108. The gate of blue2 select transistor 108 is coupled to blue2 select line 110. The cathode of blue3 photodiode 96 is coupled to blue3 select transistor 112. The gate of blue3 select transistor 112 is coupled to blue3 select line 114. The cathode of blue4 photodiode 98 is coupled to blue4 select transistor 116. The gate of blue4 select transistor 116 is coupled to blue1 select line 118.

Similarly, the cathode of green photodiode 100 is coupled to green select transistor 120. The gate of green select transistor 120 is coupled to green select line 122. The cathode
of red photodiode 102 is coupled to red select transistor 124. The gate of red select transistor 124 is coupled to red select line 126.

Blue select transistor 104, blue2 select transistor 108, blue3 select transistor 112, and blue4 select transistor 116 are coupled to depleted common node 128. Green select transistor 120 and red select transistor 124 are directly connected to sense node 130, to which the gate of source-follower amplifier transistor 132 is coupled. The drain of source-follower amplifier transistor 132 is coupled to the supply potential $V_{px}$. The source of source-follower amplifier transistor 132 is coupled to the drain of row-select transistor 134. The gate of row-select transistor 134 is coupled to a row-select line 136 and its source is coupled to a column output line 138. Reset transistor 140 has its drain coupled to supply node $V_{px}$, its source coupled to sense node 130, and its gate coupled to a reset line 142.

The pixel sensor 90 of FIG. 4 optionally includes an additional transistor 144 coupled between depleted common node 128 and sense node 130. The gate of transistor 144 is coupled to a common node gate line 146. Embodiments of the present invention according to FIG. 4 without transistor 144 are contemplated according to the present invention.

The pixel sensor 80 of FIG. 4 operates in the same manner as the pixel sensor of FIGS. 1 and 2, except that a signal is supplied to the gate of transistor 144 to bias it such that the potential in the channel of transistor 144 is higher than the common node potential but lower than the sense node potential, thereby allowing complete charge transfer from the common node to the sense node, and also forming a barrier that prevents the charge that collects on the sense node from the red and green color selects from flowing onto the common node. It is also possible to clock the barrier transistor 144 to increase signal capacity. In this mode the gate of transistor 144 is held at a higher voltage when the blue photocollector signals are transferred, and then biased to a lower voltage during readout of the red and green signals, thereby increasing the amount of charge that can be collected from the red and green photocollectors.

The advantage of using the barrier transistor 144 is that it separates the low capacitance depleted common node from the higher capacitance sense node while simultaneously allowing for the depleted common node to be self aligned between the blue collector transistors 104, 108, 112, 116 and the barrier transistor 144. The use of the self-aligned design can simplify the manufacture of the device, as is known in the art.

Referring now to FIG. 5, a cross-sectional diagram shows the depleted common node and sense node of the embodiment of FIG. 4 in more detail. FIG. 5 represents a cross-section
of one of the depleted photocollectors of FIG. 4 and its associated connection to the depleted common node and sense node. As in the embodiment shown in FIGS. 1 and 2, the cross-sectional portion 150 of the active pixel sensor is formed in a p-type semiconductor body 152, which may be a well in a semiconductor substrate or may be the substrate itself. The pixel sensor is formed between field oxide regions 154 at the edges of which field-stop implants 156 have been made as is known in the art.

An illustrative n-type blue collector 158 is formed in the p-type region 152 and is covered by a p-type pinning region 160. N-type blue collector 158 is shown bounded at the left edge by field oxide region 154 and field-stop implant 156. A polysilicon gate 162 is aligned with the edge of n-type blue collector 158 and spacers 164 are used to place the edge of p-type pinning region 160 back from the edge of n-type blue collector 158.

A n-type depleted common node 166 has one edge aligned with the edge of polysilicon gate 162. A p-type pinning region 168 overlies n-type depleted common node 166 and is aligned with the spacer 164 shown at the right edge of polysilicon gate 162. A polysilicon gate 170 is aligned with the right edge of n-type depleted common node 166 and spacers 172 are used to place the edge of p-type pinning region 168 back from the edge of n-type depleted common node 166.

An n-type sense node 174 is formed in semiconductor body 152. The left edge of n-type sense node 174 extends under the spacer 172 shown at the right side of gate 170. Although not shown in FIG. 5, n-type sense node 174 is coupled to the source of an n-channel reset transistor and the gate of a source-follower amplifier transistor for the pixel sensor in the same manner as is the pixel sensor of FIGS. 1 and 2.

The distance between the top edges of the spacer 164 shown in FIG. 5 at the right side of gate 162 and the spacer 172 shown in FIG. 5 at the left side of gate 170 is chosen based on the need to engineer the pinchoff voltage of the depleted layer 166 such that the formation of potential pockets or potential barriers is avoided. In a typical embodiment using current CMOS processes, the top edges of the spacers may be spaced apart by about 0.20 to about 0.30 microns. As a result, the bottom edges of these spacers that mask the implant of p-type pinning region 168 are separated by a distance of about 0 to about 0.6 microns, although it is possible to engineer the process such that the spacing can be larger while still avoiding undesirable potential variations in the buried layer or adjacent areas.

While embodiments and applications of this invention have been shown and described, it would be apparent to those skilled in the art that many more modifications than
mentioned above are possible without departing from the inventive concepts herein. The invention, therefore, is not to be restricted except in the spirit of the appended claims.
What is claimed is:

1. A CMOS active pixel sensor including:
   a semiconductor body of a first conductivity type;
   a common node formed from a region of a second conductivity type opposite to that of the first conductivity type disposed in the semiconductor body below a common-node pinning region of the first conductivity type disposed on the surface of the semiconductor body, a first edge of the region of the second conductivity type extending beyond an edge of the common-node pinning region;
   at least one blue photocollector including a blue detector region of the second conductivity type more lightly doped than the common node region disposed in the semiconductor body below a blue-detector pinning region of the first conductivity type disposed on the surface of the semiconductor body, an edge of the at least one blue detector region extending beyond an edge of the blue-detector pinning region and spaced apart from the common node region to form a blue-select channel;
   a polysilicon blue color-select gate for each at least one blue photocollector, each blue color-select gate overlying and insulated from its blue-select channel, the blue color-select gate coupled to a blue color-select signal line;
   a green photocollector formed from a region of the second conductivity type and disposed in the semiconductor body at a depth greater than that of the blue photocollectors and electrically coupled to the surface of the semiconductor body through a first deep contact spaced apart from the common node to form a green-select channel;
   a polysilicon green color-select gate overlying and insulated from the green-select channel, the green color-select gate coupled to a green color-select signal line;
   a red photocollector formed from a region of the second conductivity type and disposed in the semiconductor body at a depth greater than that of the green photocollector and electrically coupled to the surface of the semiconductor body through a second deep contact spaced apart from the common node to form a red-select channel;
   a polysilicon red color-select gate overlying and insulated from the red-select channel, the red color-select gate coupled to a red color-select signal line;
   a sense node formed by a reset-transistor source region of the second conductivity type disposed in the semiconductor body, a second edge of the region forming the common node underlying and in electrical contact with the reset-transistor source region;
a reset-transistor drain region of the second conductivity type disposed in the semiconductor body and spaced apart from the reset-transistor source region to form a reset transistor channel, the reset-transistor drain region coupled to a power-supply node;

a polysilicon reset-transistor gate overlying and insulated from the reset-transistor channel, the reset-transistor gate coupled to a reset-signal line; and

a source-follower transistor having a gate coupled to the sense node, a drain coupled to a power-supply node, and a source forming a pixel-sensor output.

2. The CMOS active pixel sensor of claim 1 wherein the at least one blue photocollector includes four blue photocollectors.

3. The CMOS active pixel sensor of claim 1 wherein the first conductivity type is p-type and the second conductivity type is n-type.

4. A CMOS active pixel sensor including:

a semiconductor body of a first conductivity type;

a common node formed from a region of a second conductivity type opposite to that of the first conductivity type disposed in the semiconductor body below a common-node pinning region of the first conductivity type disposed on the surface of the semiconductor body, a first edge of the region of the second conductivity type extending beyond an edge of the common-node pinning region;

a shared sense node formed from a region of the second conductivity type disposed in the semiconductor body and spaced apart from the common node to form a common-to-sense-node channel;

a polysilicon common-to-sense-node gate overlying and insulated from the common-to-sense-node channel and coupled to a common-to-sense-node signal line;

at least one blue photocollector, each at least one blue photocollector including a blue detector region of the second conductivity type more lightly doped than the common node region disposed in the semiconductor body below a blue-detector pinning region of the first conductivity type disposed on the surface of the semiconductor body, an edge of each blue detector region extending beyond an edge of the blue-detector pinning region and spaced apart from the common node region to form a blue-select channel;
a polysilicon blue color-select gate overlying and insulated from each at least one blue-select channel, each blue color-select gate coupled to a different blue color-select signal line;

a green photocollector disposed in the semiconductor body at a depth greater than that of the at least one blue photocollector and electrically coupled to the surface of the semiconductor body through a first deep contact spaced apart from the shared sense node to form a green-select channel;

a polysilicon green color-select gate overlying and insulated from the green-select channel, the green color-select gate coupled to a green color-select signal line;

a red photocollector disposed in the semiconductor body at a depth greater than that of the green photocollector and electrically coupled to the surface of the semiconductor body through a second deep contact spaced apart from the shared sense node to form a red-select channel;

a polysilicon red color-select gate overlying and insulated from the red-select channel, the red color-select gate coupled to a red color-select signal line;

an reset-transistor source region of the second conductivity type disposed in the semiconductor body, a second edge of the region forming the common node underlying and in electrical contact with the reset-transistor source region;

a reset-transistor drain region of the second conductivity type disposed in the semiconductor body and spaced apart from the reset-transistor source region to form a reset transistor channel, the reset-transistor drain region coupled to a power-supply node;

a polysilicon reset-transistor gate overlying and insulated from the reset-transistor channel, the reset-transistor gate coupled to a reset-signal line; and

a source-follower transistor having a gate coupled to the shared sense node, a drain coupled to a power-supply node, and a source forming a pixel-sensor output.

5. The CMOS active pixel sensor of claim 4 wherein the at least one blue photocollector includes four blue photocollectors.

6. The CMOS active pixel sensor of claim 4 wherein the first conductivity type is p-type and the second conductivity type is n-type.

7. A CMOS active pixel sensor including:
a semiconductor body of a first conductivity type;

a common node formed from a region of a second conductivity type opposite to that of the first conductivity type disposed in the semiconductor body below a common-node pinning region of the first conductivity type disposed on the surface of the semiconductor body, a first edge of the region of the second conductivity type extending beyond an edge of the common-node pinning region;

a plurality of photocollectors, each photocollector including a blue detector region of the second conductivity type more lightly doped than the common node region disposed in the semiconductor body below a detector pinning region of the first conductivity type disposed on the surface of the semiconductor body, an edge of the each detector region extending beyond an edge of its detector pinning region and spaced apart from the common node region to form a photocollector-select channel;

a polysilicon photocollector-select gate overlying and insulated from each photocollector-select channel, each photocollector-select gate coupled to a unique photocollector-select signal line;

a sense node formed by a reset-transistor source region of the second conductivity type disposed in the semiconductor body, a second edge of the region forming the common node underlyine and in electrical contact with the reset-transistor source region;

a polysilicon reset-transistor gate overlying and insulated from the reset-transistor channel, the reset-transistor gate coupled to a reset-signal line; and

a source-follower transistor having a gate coupled to the sense node, a drain coupled to a power-supply node, and a source forming a pixel-sensor output.

8. The CMOS active pixel sensor of claim 7 wherein the at least one blue photocollector includes four photocollectors.

9. The CMOS active pixel sensor of claim 7 wherein the first conductivity type is p-type and the second conductivity type is n-type.

10. A CMOS active pixel sensor including:

a semiconductor body of a first conductivity type;

a common node formed from a region of a second conductivity type opposite to that of the first conductivity type disposed in the semiconductor body below a common-
node pinning region of the first conductivity type disposed on the surface of the semiconductor body, a first edge of the region of the second conductivity type extending beyond an edge of the common-node pinning region;

   a sense node from a region of the second conductivity type disposed in the semiconductor body and spaced apart from the common node to form a common-to-sense-node channel;

   a polysilicon common-to-sense-node gate overlying and insulated from the common-to-sense-node channel and coupled to a common-to-sense-node signal line;

   a plurality of photocollectors, each photocollector including a detector region of the second conductivity type more lightly doped than the common node region disposed in the semiconductor body below a detector pinning region of the first conductivity type disposed on the surface of the semiconductor body, an edge of each detector region extending beyond an edge of the detector pinning region and spaced apart from the common node region to form a photocollector-select channel;

   a polysilicon photocollector-select gate overlying and insulated from each photocollector-select channel, each photocollector-select gate coupled to a different photocollector-select signal line;

   a reset-transistor source region of the second conductivity type disposed in the semiconductor body, and in electrical contact with the sense node;

   a reset-transistor drain region of the second conductivity type disposed in the semiconductor body and spaced apart from the reset-transistor source region to form a reset transistor channel, the reset-transistor drain region coupled to a power-supply node;

   a polysilicon reset-transistor gate overlying and insulated from the reset-transistor channel, the reset-transistor gate coupled to a reset-signal line; and

   a source-follower transistor having a gate coupled to the sense node, a drain coupled to a power-supply node, and a source forming a pixel-sensor output.

11. The CMOS active pixel sensor of claim 10 wherein the at plurality of blue photocollectors includes four blue photocollectors.

12. The CMOS active pixel sensor of claim 10 wherein the first conductivity type is p-type and the second conductivity type is n-type.
FIGURE 4
INTERNATIONAL SEARCH REPORT

International application No
PCT/US 08/63222

A CLASSIFICATION OF SUBJECT MATTER
IPC(8) - H01L 21/00 (2008.04)
USPC - 438/57
According to International Patent Classification (IPC) or to both national classification and IPC

B MINIMUM DOCUMENTATION SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
438/57

C DOCUMENTS CONSIDERED TO BE RELEVANT

<table>
<thead>
<tr>
<th>Category*</th>
<th>Citation of document, with indication, where appropriate, of the relevant passages</th>
<th>Relevant to claim No</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>US 7 132 724 B 1 (Merrill) 7 November 2006 (07 11 2006), entire document especially Fig 7, col 6, ln 1-10, Fig 16, col 14, ln 55-67, col 6, ln 30-45, col 8, ln 27-32, 38-45, col 15, ln 1-15</td>
<td>1-12</td>
</tr>
</tbody>
</table>

D Further documents are listed in the continuation of Box C

* "A" Special categories of cited documents
- "A" document defining the general state of the art which is not considered to be of particular relevance
- "E" earlier application or patent but published on or after the international filing date
- "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other means
- "P" document published prior to the international filing date but later than the priority date claimed

T later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
X document of particular relevance, the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
Y document of particular relevance, the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
& document member of the same patent family

Date of the actual completion of the international search
28 July 2008 (28 07 2008)

Date of mailing of the international search report
04 AUG 2008

Name and mailing address of the ISA/US
Mail Stop PCT; Attn ISA/US, Commissioner for Patents
P O Box 1450, Alexandria, Virginia 22313-1450
Facsimile No 571-273-3201

Authorized officer
Lee W Young
PCT Helpdesk 571-272-4300
PCT OSP 571-272-7774

Form PCT/ISA/210 (second sheet) (April 2007)