## PCT

(30) Priority Data:

TX 78253 (US).

# WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



#### INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification <sup>5</sup>:
H01L 23/544

A1

(11) International Publication Number: WO 94/22169

(43) International Publication Date: 29 September 1994 (29.09.94)

(21) International Application Number: PCT/US94/02830 (81) Designated Sta

(22) International Filing Date: 15 March 1994 (15.03.94)

08/036,786 25 March 1993 (25.03.93) US
(71) Applicant: VLSI TECHNOLOGY, INC. [US/US]; 1109

McKay Drive, San Jose, CA 95131 (US).

(72) Inventor: LEROUX, Pierre; 1919 Chippington, San Antonio,


(74) Agent: WELLER, Douglas, L.; 431 Magnolia Lane, Santa Clara, CA 95051 (US).

(81) Designated States: JP, KR, European patent (AT, BE, CH, DE, DK, ES, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).

#### **Published**

With international search report.

(54) Title: BRIGHT FIELD WAFER TARGET



#### (57) Abstract

A composite target used in alignment of layers (22-26) on a wafer uses alignment marks placed in a target area (9, 10). First alignment marks (11) are composed of material from a first layer (22) placed on the wafer. As subsequent layers (22-26) are placed on the wafer, alignment marks composed of material from the subsequent layers (23-26) are placed within the target area (9, 10). For example, alignment marks (12) composed of material from a second layer (23) are each placed adjacent to one of the alignment marks composed of material from the first layer (22). Alignment marks (13) composed of material from a third layer (24) are each placed adjacent to one of the alignment marks composed of material from the second layer (23). Alignment marks (14) composed of material from a fourth layer (25) are each placed adjacent to the alignment marks composed of material from the third layer (24). And so on. The alignment marks (11-15) are, for example, each rectangular in shape.

### FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	GB	United Kingdom	MR	Mauritania
ΑU	Australia	GE	Georgia	MW	Malawi
BB	Barbados	GN	Guinea	NE	Niger
BE	Belgium	GR	Greece	NL	Netherlands
BF	Burkina Faso	HU	Hungary	NO	Norway
BG	Bulgaria	Œ	Ireland	NZ	New Zealand
BJ	Benin	IT	Italy	PL	Poland
BR	Brazil	JP	Japan	PT	Portugal
BY	Belarus	KE	Кепуа	RO	Romania
CA	Canada	KG	Kyrgystan	RU	Russian Federation
CF	Central African Republic	KP	Democratic People's Republic	SD	Sudan
CG	Congo		of Korea	SE	Sweden
CH	Switzerland	KR	Republic of Korea	SI	Slovenia
CI	Côte d'Ivoire	KZ	Kazakhstan	SK	Slovakia
CM	Cameroon	LI	Liechteustein	SN	Senegal
CN	China	LK	Sri Lanka	TD	Chad
CS	Czechoslovakia	LU	Luxembourg	TG	Togo
CZ	Czech Republic	LV	Latvia	TJ	Tajikistan
DE	Germany	MC	Monaco	TT	Trinidad and Tobago
DK	Denmark	MD	Republic of Moldova	UA	Ukraine
ES	Spain	MG	Madagascar	US	United States of America
FI	Finland	ML	Mali	UZ	Uzbekistan
FR	France	MN	Mongolia	VN	Viet Nam
GA	Gabon		-		

10

15

20

25

#### BRIGHT FIELD WAFER TARGET

#### **Technical Field**

This invention relates generally to processing integrated circuits and more particularly to auto alignment marks used to align layer placement during processing of wafers.

## Background

When processing wafers, targets are placed to assure each layer is properly aligned with respect to prior layers. Within the targets, alignment marks are placed. Layers placed subsequent to the alignment marks, utilize the alignment marks for proper placement. The subsequent layer can then be aligned to the mark within an alignment error. The alignment error results from the error tolerances of the processing devices. See for example, Canon Reticle Alignment for Canon I-2000/I-2500 Stepper Model, available from Canon U.S.A. having a business address of 2051 Mission College Blvd., Santa Clara, CA 95054.

For example, in a first layer, master marks may be placed in each target. Subsequent layers are all aligned to these first layer master marks. This assures that every layer subsequent to the first layer will be aligned to the first layer within the alignment error. However, one problem with such a master mark alignment system is that the total alignment errors between layers other than the first layer is the square root of two times the alignment error. Thus immediately adjacent layers may be misaligned an amount up to the square root of two times the alignment error. In some processes this amount of error between adjacent layers may be excessive.

Alternately, each layer ay include alignment marks for each target. Each layer is aligned using alignment marks composed of material from the immediately prior layer. This guarantees that immediately adjacent layers are misaligned at most an amount equal to the alignment error.

PCT/US94/02830 WO 94/22169

However, use of such a sequential mark alignment system may result in a "walking error" wherein misalignment between layers which are not immediately adjacent to one another can be significantly larger than the alignment error.

5

10

15

20

25

### Disclosure of the Invention

In accordance with the preferred embodiment of the present invention, a target used in alignment of layers on a wafer is presented. Within a target area, alignment marks are placed. The alignment marks are composed of material from a first layer placed on the wafer. Also within the target area, as subsequent layers are placed on the wafer, alignment marks composed of material from the subsequent layers are placed within the target area. For example, alignment marks composed of material from a second layer are each placed adjacent to one of the alignment marks composed of material from the first layer. Alignment marks composed of material from a third layer are each placed adjacent to one of the alignment marks composed of material from the second layer. Alignment marks composed of material from a fourth layer are each placed adjacent to one of the alignment marks composed of material from the third layer. And so on. In the preferred embodiment of the present invention, the alignment marks are each rectangular in shape.

The resulting composite target utilizes visible alignment marks for a multitude of layers. This combines the advantages inherent in a master mark alignment scheme and a sequential mark alignment scheme. The present invention is advantageous over the sequential mark alignment scheme as the present invention does not require a new target for every layer, thus saving space in the scribe lines.

15

20

25

## **Brief Description of the Drawings**

Figure 1 shows two targets on the scribe lines of the device area on a wafer in accordance with the prior art.

Figure 2 shows alignment marks from a first layer placed on a target in accordance with the preferred embodiment of the present invention.

Figure 3 shows alignment marks from a second layer added to the target shown in Figure 1 in accordance with the preferred embodiment of the present invention.

Figure 4 shows alignment marks from a third layer added to the target shown in Figure 1 in accordance with the preferred embodiment of the present invention.

Figure 5 shows alignment marks from a fourth layer added to the target shown in Figure 1 in accordance with the preferred embodiment of the present invention.

Figure 6 shows alignment marks from a fifth layer added to the target shown in Figure 1 in accordance with the preferred embodiment of the present invention.

## Description of the Preferred Embodiment

Figure 1 shows a target 9 and a target 10 on the scribe line of device area 8 of a wafer being processed in accordance with the prior art. Each of target 9 and target 10 are, for example, 120 micrometers by 50 micrometers.

In the preferred embodiment, a composite wafer target is partially built at each layer where an etch is performed. For example the layers may be composed of oxide, polysilicon, metal or some other material used in processing wafers. Figures 2 through 6 show processing stages of the composite wafer target in accordance with the preferred embodiment of the

present invention. The particular composite wafer target shown being processed is for a process in which five layers are etched.

5

10

15

20

25

Figure 2 shows target area 10 after a first layer is etched. After etching the first layer, alignment marks 11 are exposed within target area 10. Outside lines 22 from the first layer are also exposed. Each of alignment marks 11, for example, has a width of 1.2 micrometers and a height of 4 micrometers. In the shown example, Alignment marks 11 are separated from each other by a distance of, for example, 20 micrometers. While only 20 of alignment marks 11 are shown, a typical target may have, for example, more (or less) than twenty alignment marks for each layer.

Figure 3 shows target area 10 after a second layer is etched. After etching the second layer, alignment marks 12 are exposed within target area 10. Outside lines 23 from the second layer are also exposed. Outside lines 23 are placed directly over outside lines 22. Each of alignment marks 12, for example, has a width of 1.2 micrometers and a height of 4 micrometers. In the shown example, each of alignment marks 12 is immediately adjacent to one of alignment marks 11.

Figure 4 shows target area 10 after a third layer is etched. After etching the third layer, alignment marks 13 are exposed within target area 10. Outside lines 24 from the second layer are also exposed. Outside lines 24 are placed directly over outside lines 23. Each of alignment marks 13, for example, has a width of 1.2 micrometers and a height of 4 micrometers. In the shown example, each of alignment marks 13 is immediately adjacent to one of alignment marks 12.

Figure 5 shows target area 10 after a fourth layer is etched. After etching the fourth layer, alignment marks 14 are exposed within target area 10. Outside lines 25 from the second layer are also exposed. Outside lines 25 are placed directly over outside lines 24. Each of alignment marks 14, for

PCT/US94/02830

5

10

15

20

25

example, has a width of 1.2 micrometers and a height of 4 micrometers. In the shown example, each of alignment marks 14 is immediately adjacent to one of alignment marks 13.

Figure 6 shows target area 10 after a fifth layer is etched. After etching the fifth layer, alignment marks 15 are exposed within target area 10. Outside lines 26 from the second layer are also exposed. Outside lines 26 are placed directly over outside lines 25. Each of alignment marks 15, for example, has a width of 1.2 micrometers and a height of 4 micrometers. In the shown example, each of alignment marks 5 is immediately adjacent to one of alignment marks 14.

Embodiments of targets in accordance with the present invention may vary significantly. For example, the exact size of each alignment mark is not significant. Therefore, the height and/or width of alignment marks can vary from layer to layer. Likewise, the distance between the alignment can be varied to account for the addition alignment marks from more than (or less than) five layers.

The outside lines on the left and the right of the alignment marks are used to minimize resist pile up over the target. These all overlap at each masking layer. Even if the lines are broken, this will not impact the alignment of the layers.

The present invention presents a composite target in which alignment marks for each layer are visible for use in the alignment of subsequent layers. This system combines the advantages inherent in a master mark alignment scheme and a sequential mark alignment scheme.

The foregoing discussion discloses and describes merely exemplary methods and embodiments of the present invention. As will be understood by those familiar with the art, the invention may be embodied in other specific forms without departing from the spirit or essential characteristics

thereof. Accordingly, the disclosure of the present invention is intended to be illustrative, but not limiting, of the scope of the invention, which is set forth in the following claims.

10

#### **Claims**

#### I Claim:

- A method for producing a target (11-15) used in alignment of layers
   on a wafer, the method comprising the steps of:
- (a) placing, within a target area (9,10), first alignment marks (11) composed of material from a first layer (22) placed on the wafer; and,
- (b) placing, within the target area (9,10), subsequent alignment marks (12-15) composed of material from layers (22-26) placed on the wafer subsequent to the first layer (22), wherein the subsequent alignment marks (12-15) are placed in locations within the target area (9,10) which are different from locations within the target area (9,10) in which the first alignment marks (11) are placed.
  - 2. A method as in claim 1 wherein step (b) includes the substeps of:
- (b.1) placing, within the target area (9,10), second alignment marks (12) composed of material from a second layer (23) placed on the wafer subsequent to the first layer (22), each of the second alignment marks (12) being within the target area (9,10) and adjacent to one of the first alignment marks (11); and,
  - (b.1) placing, within the target area (9,10), third alignment marks (13) composed of material from a third layer (24) placed on the wafer subsequent to the second layer (23), each of the third alignment marks (13) being within the target area (9,10) and adjacent to one of the second alignment marks (12).

25

20

3. A method as in claim 2 wherein step (b) additionally includes the substep of:

PCT/US94/02830 WO 94/22169 8

- (b.3) placing, within the target area (9,10), fourth alignment marks (14) composed of material from a fourth layer (25) placed on the wafer subsequent to the third layer (24), each of the fourth alignment marks (14) being within the target area (9,10) and adjacent to one of the third alignment marks (13).
- 4. A method as in claim 3 wherein the first alignment marks (11) placed in step (a) and the second, the third and the fourth alignment marks (12-14) placed in step (b) are each rectangular shaped.

10

15

5

5. A target (11-15) used in alignment of layers (22-26) on a wafer, the target (11-15) comprising: the steps of:

first alignment marks (11) composed of material from a first layer (22) placed on the wafer placed within a target area (9,10) in the wafer; and,

subsequent alignment marks (12-15) composed of material from layers (22-26) placed on the wafer subsequent to the first layer (22), the subsequent alignment marks (12-15) being placed in locations within the target area (9,10) which are different from locations within the target area (9.10) in which the first alignment marks (11) are placed.

20

25

6. A target (11-15) as in claim 5 wherein the subsequent alignment marks (12-15) include:

second alignment marks (12) composed of material from a second layer (23) placed on the wafer subsequent to the first layer (22), each of the second alignment marks (12) being placed within the target area (9,10) adjacent to one of the first alignment marks (11); and,

third alignment marks (13) composed of material from a third layer (24) placed on the wafer subsequent to the second layer (23), each of the third alignment marks (13) being placed within the target area (9,10) adjacent to one of the second alignment marks (12).

7. A target (11-15) as in claim 6 wherein the subsequent marks
5 additionally include:

fourth alignment marks (14) composed of material from a fourth layer (25) placed on the wafer subsequent to the third layer (24), each of the fourth alignment marks (14) being placed within the target area (9,10) adjacent to one of the third alignment marks (13).

10

8. A target (11-15) as in claim 7 wherein the first alignment marks (11), the second alignment marks (12), the third alignment marks (13) and the fourth alignment marks (14) are each rectangular shaped.








FIG. 1 (PRIOR ART)




































3/6














## INTERNATIONAL SEARCH REPORT

Interna 1 Application No PCT/US 94/02830

		····		
A. CLASS	SIFICATION OF SUBJECT MATTER H01L23/544			
According	to International Patent Classification (IPC) or to both national class	ssification and IPC		
	S SEARCHED		<del></del>	
Minimum	documentation searched (classification system followed by classific	cation symbols)		
IPC 5	H01L			
Document	ation searched other than minimum documentation to the extent tha	at such documents are included in the fields	searched	
Electronic	data base consulted during the international search (name of data b	pase and, where practical, search terms used)		
C. DOCUI	MENTS CONSIDERED TO BE RELEVANT			
Category *	Citation of document, with indication, where appropriate, of the	relevant passages	Relevant to claim No.	
X	US,A,4 343 877 (CHIANG) 10 Augus see the whole document	st 1982	1-8	
X	IBM TECHNICAL DISCLOSURE BULLETI vol. 13, no. 4 , September 1970 US pages 955 - 956		1-3,5-7	
	S. MAGDO 'Registering Marks for Semiconductor Fabrication Masks' see the whole document 			
A	EP,A,O 061 536 (FUJITSU LIMITED) 1982 see abstract; claims; figures	6 October	1-8	
		-/		
		•		
X Furt	her documents are listed in the continuation of box C.	Patent family members are listed	in annex.	
* Special ca	tegories of cited documents:	"T" later document published after the inte	ernational filing date	
	ent defining the general state of the art which is not	or priority date and not in conflict wi cited to understand the principle or th	th the application but	
considered to be of particular relevance "E" earlier document but published on or after the international filing date		invention  'X' document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to		
which	ent which may throw doubts on priority claim(s) or is cited to establish the publication date of another n or other special reason (as specified)	involve an inventive step when the do "Y" document of particular relevance; the	cument is taken alone claimed invention	
	ent referring to an oral disclosure, use, exhibition or	cannot be considered to involve an in document is combined with one or m	ore other such docu-	
'P' docume	means ent published prior to the international filing date but nan the priority date claimed	ments, such combination being obvior in the art.  "&" document member of the same patent	•	
Date of the	actual completion of the international search	Date of mailing of the international se	arch report	
3	June 1994	1 4. 06. 94		
Name and n	nailing address of the ISA	Authorized officer		
	European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,	Prohaska, G		
	Fax: (+31-70) 340-3016	Tronaska, a		

1

## INTERNATIONAL SEARCH REPORT

Intern: 1 Application No
PCT/US 94/02830

Accommunation) DOCUMENTS CONSIDERED TO BE RELEVANT  alegory Citation of document, with indication, where appropriate, of the relevant passages  IBM TECHNICAL DISCLOSURE BULLETIN. vol. 18, no. 10 , March 1976 , NEW YORK US page 3306 G.F. DOLAN ET AL. 'Split Field Alignment Marks' see figure 2			PCT/US 94/02830
IBM TECHNICAL DISCLOSURE BULLETIN.  vol. 18, no. 10 , March 1976 , NEW YORK US  page 3306 G.F. DOLAN ET AL. 'Split Field Alignment Marks'			
vol. 18, no. 10 , March 1976 , NEW YORK US page 3306 G.F. DOLAN ET AL. 'Split Field Alignment Marks'	ategory *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
		vol. 18, no. 10 , March 1976 , NEW YORK US page 3306 G.F. DOLAN ET AL. 'Split Field Alignment Marks'	1-8
l ·			

Form PCT/ISA/210 (continuation of second sheet) (July 1992)

## INTERNATIONAL SEARCH REPORT

harormation on patent family members

Intern: 1 Application No
PCT/US 94/02830

Patent document cited in search report			Publication date	
US-A-4343877	10-08-82	NONE		
EP-A-0061536	06-10-82	JP-C- JP-A- JP-B- US-A-	1369437 57112021 61035693 4423127	25-03-87 12-07-82 14-08-86 27-12-83