

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization

International Bureau



(10) International Publication Number

WO 2014/078334 A1

(43) International Publication Date

22 May 2014 (22.05.2014)

(10) International Publication Number

WO 2014/078334 A1

(51) International Patent Classification:

H01P 5/16 (2006.01)

HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(21) International Application Number:

PCT/US2013/069753

(22) International Filing Date:

12 November 2013 (12.11.2013)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

13/678,277 15 November 2012 (15.11.2012) US

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

(72) Inventor: EHYAIE, Danial; 5775 Morehouse Drive, San Diego, California 92121 (US).

Declarations under Rule 4.17:

- as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii))
- as to the applicant's entitlement to claim the priority of the earlier application (Rule 4.17(iii))

(74) Agent: MOBARHAN, Ramin; Attn: International IP Administration, 5775 Morehouse Drive, San Diego, California 92121 (US).

Published:

- with international search report (Art. 21(3))

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT,

(54) Title: COMPACT POWER DIVIDER/COMBINER WITH FLEXIBLE OUTPUT SPACING




FIG. 4

(57) Abstract: A compact power divider/combiner (300) with flexible port spacing is disclosed. In an exemplary embodiment, an apparatus includes a three port circuit having first, second, and third ports, and a matching circuit (306) configured to couple the second and third ports to ground. The matching circuit includes a first transmission line (302) connected between a first port and a second port, a second transmission line (304) connected between the first port and a third port, a first matching circuit (402) connected between the second port and a first node, a second matching circuit (404) connected between the first node and the third port, and a third matching circuit (406) connected between the first node and a ground.

COMPACT POWER DIVIDER/COMBINER WITH FLEXIBLE OUTPUT SPACING

BACKGROUND

Field

[0001] The present application relates generally to the operation and design of analog front ends, and more particularly, to the operation and design of a power divider/combiner for use in an analog front end.

Background

[0002] Beamforming transceivers having multiple antennas are typically utilized to transmit and receive signals over wireless links operating at millimeter wavelengths, for instance to transmit and receive signals at 60GHz. Almost all beamforming transceivers utilize a power divider/combiner network. During signal transmission (Tx), the divider/combiner network is used to divide the power of a transmit signal between a plurality of antennas. During signal reception (Rx), the divider/combiner network is used to combine the power of signals received from the plurality of antennas.

[0003] One conventional power divider/combiner is referred to as a Wilkinson power divider/combiner. The Wilkinson power divider/combiner is a passive network that can be shared between Tx and Rx functions, has no power consumption, good linearity, and good noise performance. Unfortunately, one problem associated with the Wilkinson power divider/combiner is that it utilizes a large circuit area. Another problem associated with the Wilkinson power divider/combiner is that its circuit implementation typically results in closely spaced port pins, which lead to increased layout complexity.

[0004] Accordingly, it would be desirable to have a simple and low cost power divider/combiner that has comparable performance to a Wilkinson divider/combiner, but utilizes smaller circuit area and provides greater flexibility to decrease layout complexity.

BRIEF DESCRIPTION OF THE DRAWINGS

[0005] The foregoing aspects described herein will become more readily apparent by reference to the following description when taken in conjunction with the accompanying drawings wherein:

- [0006] **FIG. 1** shows a wideband direct conversion receiver comprising an exemplary embodiment of a power divider/combiner;
- [0007] **FIG. 2** shows a detailed diagram of a conventional Wilkinson power divider/combiner;
- [0008] **FIG. 3** shows an exemplary embodiment of a divider/combiner;
- [0009] **FIG. 4** shows a detailed exemplary embodiment of the divider/combiner shown in **FIG. 3**.
- [0010] **FIG. 5** shows an exemplary even mode representation of the divider/combiner shown in **FIG. 4**;
- [0011] **FIG. 6** shows an exemplary even mode representation of the divider/combiner shown in **FIG. 4**;
- [0012] **FIG. 7** shows an exemplary odd mode representation of the divider/combiner shown in **FIG. 4**;
- [0013] **FIG. 8** shows exemplary embodiments of divider/combiner configurations; and
- [0014] **FIG. 9** shows an exemplary embodiment of a divider/combiner apparatus.

DETAILED DESCRIPTION

[0015] The detailed description set forth below in connection with the appended drawings is intended as a description of exemplary embodiments of the invention and is not intended to represent the only embodiments in which the invention can be practiced. The term "exemplary" used throughout this description means "serving as an example, instance, or illustration," and should not necessarily be construed as preferred or advantageous over other exemplary embodiments. The detailed description includes specific details for the purpose of providing a thorough understanding of the exemplary embodiments of the invention. It will be apparent to those skilled in the art that the exemplary embodiments of the invention may be practiced without these specific details. In some instances, well known structures and devices are shown in block diagram form in order to avoid obscuring the novelty of the exemplary embodiments presented herein.

[0016] **FIG. 1** shows a wideband direct conversion receiver **100** employing RF beamforming for use in a wireless device. Multiple antennas **102(a-b)** each receive wideband RF signals that are input to low noise amplifiers **104(a-b)**. The outputs of the LNAs **104** are input to phase shifters **106(a-b)** that phase shift these received RF signals with selected amounts of phase shift associated with a desired beam pattern/direction. By providing the appropriate phase shifts, the phase shifters **106** can generate a selected beam pattern/direction that is selected from a plurality of possible beam patterns/direction.

[0017] The phase shifted signals output from the phase shifters **106** are combined by a novel divider/combiner **108** to generate an RF wideband beamformed signal **120**. The beamformed signal **120** is input to a mixer **110** that performs a down-conversion using a local oscillator (LO) signal **122** generated by a voltage controlled oscillator (VCO) **116**. The mixer **110** generates a baseband beamformed signal **122** that is filtered by a baseband filter (BBF) **112** and digitized by an analog to digital filter (ADC) **114** to generate a digital BB signal that can be further processed by the wireless device.

[0018] In various exemplary embodiments, the novel divider/combiner **108** is configured to utilize a smaller circuit area and provides greater flexibility for decrease layout complexity when compared to convention divider/combiners. It should also be noted the divider/combiner **108** also operates to process signals flowing the reverse direction, such as during signal transmission. Thus, during transmission, the divider/combiner **108** receives a transmit signal as input and divides the power of the transmit signal to multiple outputs that are connected to multiple phase shifters. The phase shifters then provide selected amounts of phase shift to form a desired transmission beam pattern.

[0019] **FIG. 2** shows a conventional Wilkinson power divider/combiner **200**. For example, the divider/combiner **200** may be used in the receiver **100** shown in **FIG. 1**. The divider/combiner **200** comprises two nodes (Port2, Port3) connected together with a 100 ohm resistor **202**. The resistor **202** is typically very small, which means that the spacing **206** between two nodes (Port2, Port3) is generally very small. In many implementations, it may not be feasible to have the nodes (Port2, Port3) very close together, and therefore the implementation of the divider/combiner **200** provides less flexibility resulting in increased layout complexity.

[0020] The divider/combiner 200 also comprises transmission lines 204, 208 which provide characteristic impedances of 70 ohm. There is a relationship between impedance and size of the transmission lines 204, 208. For example, as the impedance of the transmission line 204 becomes larger the circuit area required for the transmission line 204 may also increase. Therefore, by utilizing 70 ohm transmission lines and the small resistor 202, the divider/combiner 200 has the disadvantages of large circuit area and increased layout complexity. Accordingly, in various exemplary embodiments, the novel power divider/combiner 108 has a smaller circuit area and provides greater flexibility for decreased layout complexity when compared to the Wilkinson divider/combiner 200.

[0021] **FIG. 3** shows an exemplary embodiment of a divider/combiner 300. The divider/combiner 300 is configurable to utilize smaller circuit area and provide increased flexibility for decreased layout complexity when compared to the conventional Wilkinson divider/combiner 200 shown in **FIG. 2**. The divider/combiner 300 comprises a first transmission line 302 connected between a first port (Port 1) and a second port (Port 2). The divider/combiner 300 also comprises a second transmission line 304 connected between Port 1 and a third port (Port 3). The divider/combiner 300 also comprises a matching circuit 306 coupled between Port 2 and Port 3. The matching circuit 306 is also coupled to ground. Thus, the divider/combiner 300 comprises a three port circuit having first, second, and third ports and includes a matching circuit configured to couple the second and third ports to ground.

[0022] In an exemplary embodiment, the matching circuit 306 allows for increased spacing 308 between Port 2 and Port 3 thereby providing increased layout flexibility. Furthermore, the impedances of the transmission lines 302, 304 and the matching circuit 306 are adjustable allowing the size of the transmission lines 302, 304 to be reduced thereby resulting in a smaller overall circuit when compared to the divider/combiner 200 shown in **FIG. 2**.

[0023] **FIG. 4** shows a detailed exemplary embodiment of a divider/combiner 300. The divider/combiner 300 is configurable to utilize smaller circuit area and provide increased flexibility for decreased layout complexity when compared to the conventional Wilkinson divider/combiner 200 shown in **FIG. 2**. The transmission line 302 has a length (L1) and a characteristic impedance of (Z_{L1}). The line 304 has a length (L2) and a characteristic impedance of (Z_{L2}). The matching circuit 306 comprises a first

matching circuit (M1) **402** and a second matching circuit (M2) **404** connected in series between Port 2 and Port 3. Third matching circuit (M3) **406** is connected between a first node **408** and a ground. The third matching circuit **406** has an input impedance value defined as (Z_{M3}).

[0024] In an exemplary embodiment, implementation of the first **402** and second **404** matching circuits provides increased spacing **314** between Port 2 and Port 3 thereby providing increased layout flexibility. The impedances of the transmission lines **302**, **304** and matching circuits **402**, **404**, and **406** can also be adjusted to reduce the size of the transmission lines **302**, **304**, thereby resulting in a smaller overall circuit when compared to the divider/combiner **200** shown in **FIG. 2**. Adjustments to the impedances of the divider/combiner **300** to obtain reduced circuit size can be performed based on the results of even and odd mode analysis provided below.

Even Mode Analysis

[0025] **FIG. 5** shows an exemplary even mode representation **500** of the divider/combiner **300** with respect to Port 1. In this representation, the impedances of the transmission lines **302**, **304** and the matching circuits **402**, **404** and **406** are configured so that they combined to match an impedance (Z_1) seen at Port 1. As illustrated in **FIG. 5**, the matching circuit M3 **406** is divided to provide two separate impedances that combined to form the input impedance Z_{M3} .

[0026] In an exemplary embodiment, the above impedances are set so that the impedance Z_1 is equivalent to 100 ohms, and thus the combined impedance seen at Port 1 would be 50 ohms. It should be noted that a range of impedance values can be used to obtain a combined impedance seen at Port 1 that is different from 50 ohms. By adjusting the impedances of the matching circuits M1 **402**, M2 **404** and M3 **406**, it is possible to adjust the size of the transmission lines **302**, **304** while achieving the desired Port 1 impedance. For example, the size of the transmission lines **302**, **304** can be reduced by adjusting the impedances of the matching circuits **402**, **404**, and **406** to achieve the desired combined impedance at Port 1. As a result, the transmission lines **302**, **304** may be set to provide smaller impedances and have corresponding smaller sizes.

[0027] **FIG. 6** shows an exemplary even mode representation **600** of the novel divider/combiner **300** with respect to Ports 2 and 3. Referring to Port 2, the impedances

of the transmission lines **302**, **304** and the matching circuits **402**, **404** and **406** are configured so that impedances (Z2 and Z3) seen at Port 2 form a parallel combination to obtain a desired impedance value. For example, if the desired impedance at Port 2 is 50 ohms then the parallel combination of the impedances Z2 and Z3 is set to 50 ohms as follows.

$$50 = Z2 \parallel Z3 \quad (\text{parallel combination of } Z2 \text{ and } Z3)$$

[0028] Thus, the size of the transmission lines **302**, **304** can be reduced by adjusting the impedances of the matching circuits **402**, **404**, and **406** to achieve the desired combined impedance at Port 2. As a result, the transmission lines **302**, **304** may be set to provide smaller impedances and have corresponding smaller sizes.

Odd Mode Analysis

[0029] **FIG. 7** shows an exemplary odd mode representation **700** of the novel divider/combiner **300** with respect to Ports 2 and 3. Referring to Port 2, the matching circuit **406** is set to have zero impedance and is therefore replaced with a short to ground. The impedances of the lines **302**, **304** and the matching circuits **402**, **404** are configured so that impedances (Z4 and Z5) seen at Port 2 form a parallel combination to obtain a desired impedance value. For example, if the desired impedance at Port 2 is 50 ohms then the parallel combination of the impedances Z4 and Z5 is set to 50 ohms as follows.

$$50 = Z4 \parallel Z5 \quad (\text{parallel combination of } Z4 \text{ and } Z5)$$

[0030] Therefore, the novel divider/combiner **300** can be configured by adjusting impedances of the matching circuits **402**, **404**, and **406** to reduce the impedance of the transmission lines **302**, **304**, and thereby reduce the required chip area of the transmission lines **302** and **304**. The divider/combiner **300** is also configured to increase the port spacing between Ports 2 and 3 to provide greater layout flexibility as compared to the divider/combiner **200** shown in **FIG. 2**.

[0031] **FIG. 8** shows exemplary embodiments of divider/combiner configurations **800**. In each configuration, Port 1 is coupled to Port 2 by transmission line **802** and Port 1 is coupled to Port 3 by transmission line **804**. A first matching circuit **806** is coupled between Port 2 and node **812** and a second matching circuit **808** is coupled between Port

3 and the node **812**. A third matching circuit **810** is coupled between the node **812** and ground.

[0032] In the various configurations, the matching circuits **806**, **808** and **810** comprise transmission lines, inductors, capacitors and/or resistors. For example, the matching circuit **806a** comprises a transmission line and a capacitor, the matching circuit **806b** comprises a transmission line and an inductor, and the matching circuit **806c** comprises a transmission line and a resistor. It should be noted that the matching circuits **806** and **808** need not comprise a transmission line. For example, the matching circuits **806h** and **808h** comprises only capacitors.

[0033] All the novel divider/combiner configurations shown in **FIG. 8** can be configured by adjusting impedances of the matching circuits **806**, **808**, and **810** to reduce the required chip area of the transmission lines **802** and **804** and to increase the port spacing between Ports 2 and 3 to provide greater layout flexibility as compared to the divider/combiner **200** shown in **FIG. 2**.

[0034] **FIG. 9** shows an exemplary embodiment of a divider/combiner apparatus **900**. For example, the apparatus **900** is suitable for use as the divider/combiner **300** shown in **FIG. 4** or the divider/combiner **108** shown in **FIG. 1**. In an aspect, the apparatus **900** is implemented by one or more modules configured to provide the functions as described herein. For example, in an aspect, each module comprises hardware and/or hardware executing software.

[0035] The apparatus **900** comprises a first module comprising means **(902)** for providing a three port circuit having a first port couple to second and third ports, which in an aspect comprises the power divider/combiner **300**.

[0036] The apparatus **900** comprises a second module comprising means **(904)** for matching configured to couple the second and third ports to ground, which in an aspect comprises the matching circuit **306**.

[0037] The apparatus **900**, the means **904** for matching comprises a third module comprising means **(906)** for coupling a first port to a second port, which in an aspect comprises the transmission line **302**.

[0038] The apparatus **900**, the means **904** for matching also comprises a fourth module comprising means **(908)** for coupling a third port to the first port, which in an aspect comprises the transmission line **304**.

[0039] The apparatus **900** the means **904** for matching also comprises a fifth module comprising means **(910)** for coupling the second port to a first node, which in an aspect comprises the matching circuit **402**.

[0040] The apparatus **900** the means **904** for matching also comprises a sixth module comprising means **(912)** for coupling the first node to the third port, which in an aspect comprises the matching circuit **404**.

[0041] The apparatus **900**, the means **904** for matching also comprises a seventh module comprising means **(914)** for coupling a ground to the first node, which in an aspect comprises the matching circuit **406**.

[0042] Those of skill in the art would understand that information and signals may be represented or processed using any of a variety of different technologies and techniques. For example, data, instructions, commands, information, signals, bits, symbols, and chips that may be referenced throughout the above description may be represented by voltages, currents, electromagnetic waves, magnetic fields or particles, optical fields or particles, or any combination thereof. It is further noted that transistor types and technologies may be substituted, rearranged or otherwise modified to achieve the same results. For example, circuits shown utilizing PMOS transistors may be modified to use NMOS transistors and vice versa. Thus, the amplifiers disclosed herein may be realized using a variety of transistor types and technologies and are not limited to those transistor types and technologies illustrated in the Drawings. For example, transistors types such as BJT, GaAs, MOSFET or any other transistor technology may be used.

[0043] Those of skill would further appreciate that the various illustrative logical blocks, modules, circuits, and algorithm steps described in connection with the embodiments disclosed herein may be implemented as electronic hardware, computer software, or combinations of both. To clearly illustrate this interchangeability of hardware and software, various illustrative components, blocks, modules, circuits, and steps have been described above generally in terms of their functionality. Whether such functionality is implemented as hardware or software depends upon the particular application and design constraints imposed on the overall system. Skilled artisans may implement the described functionality in varying ways for each particular application, but such implementation decisions should not be interpreted as causing a departure from the scope of the exemplary embodiments of the invention.

[0044] The various illustrative logical blocks, modules, and circuits described in connection with the embodiments disclosed herein may be implemented or performed with a general purpose processor, a Digital Signal Processor (DSP), an Application Specific Integrated Circuit (ASIC), a Field Programmable Gate Array (FPGA) or other programmable logic device, discrete gate or transistor logic, discrete hardware components, or any combination thereof designed to perform the functions described herein. A general purpose processor may be a microprocessor, but in the alternative, the processor may be any conventional processor, controller, microcontroller, or state machine. A processor may also be implemented as a combination of computing devices, e.g., a combination of a DSP and a microprocessor, a plurality of microprocessors, one or more microprocessors in conjunction with a DSP core, or any other such configuration.

[0045] The steps of a method or algorithm described in connection with the embodiments disclosed herein may be embodied directly in hardware, in a software module executed by a processor, or in a combination of the two. A software module may reside in Random Access Memory (RAM), flash memory, Read Only Memory (ROM), Electrically Programmable ROM (EPROM), Electrically Erasable Programmable ROM (EEPROM), registers, hard disk, a removable disk, a CD-ROM, or any other form of storage medium known in the art. An exemplary storage medium is coupled to the processor such that the processor can read information from, and write information to, the storage medium. In the alternative, the storage medium may be integral to the processor. The processor and the storage medium may reside in an ASIC. The ASIC may reside in a user terminal. In the alternative, the processor and the storage medium may reside as discrete components in a user terminal.

[0046] In one or more exemplary embodiments, the functions described may be implemented in hardware, software, firmware, or any combination thereof. If implemented in software, the functions may be stored on or transmitted over as one or more instructions or code on a computer-readable medium. Computer-readable media includes both non-transitory computer storage media and communication media including any medium that facilitates transfer of a computer program from one place to another. A non-transitory storage media may be any available media that can be accessed by a computer. By way of example, and not limitation, such computer-readable media can comprise RAM, ROM, EEPROM, CD-ROM or other optical disk

storage, magnetic disk storage or other magnetic storage devices, or any other medium that can be used to carry or store desired program code in the form of instructions or data structures and that can be accessed by a computer. Also, any connection is properly termed a computer-readable medium. For example, if the software is transmitted from a website, server, or other remote source using a coaxial cable, fiber optic cable, twisted pair, digital subscriber line (DSL), or wireless technologies such as infrared, radio, and microwave, then the coaxial cable, fiber optic cable, twisted pair, DSL, or wireless technologies such as infrared, radio, and microwave are included in the definition of medium. Disk and disc, as used herein, includes compact disc (CD), laser disc, optical disc, digital versatile disc (DVD), floppy disk and blu-ray disc where disks usually reproduce data magnetically, while discs reproduce data optically with lasers. Combinations of the above should also be included within the scope of computer-readable media.

[0047] The description of the disclosed exemplary embodiments is provided to enable any person skilled in the art to make or use the invention. Various modifications to these exemplary embodiments will be readily apparent to those skilled in the art, and the generic principles defined herein may be applied to other embodiments without departing from the spirit or scope of the invention. Thus, the invention is not intended to be limited to the exemplary embodiments shown herein but is to be accorded the widest scope consistent with the principles and novel features disclosed herein.

CLAIMS

WHAT IS CLAIMED IS:

1. An apparatus comprising:
a three port circuit having a first port coupled to a second and a third port; and
a matching circuit configured to couple the second and third ports to ground.

2. The apparatus of claim 1, the matching circuit comprising:
a first matching circuit coupled between the second port and a first node;
a second matching circuit coupled between the first node and the third port; and
a third matching circuit coupled between the first node and a ground.

3. The apparatus of claim 2, further comprising:
a first transmission line coupled between the first port and the second port; and
a second transmission line coupled between the first port and the third port.

4. The apparatus of claim 3, the first and second transmission lines and the first, second, and third matching circuits configured to provide a combined impedance value seen at the first port that is matched to a selected characteristic impedance value.

5. The apparatus of claim 4, the selected characteristic impedance value is set to 50 ohms.

6. The apparatus of claim 3, the first, second, and third matching circuits configured to adjust sizes of the first and second transmission lines.

7. The apparatus of claim 2, the first and second matching circuits are configured to increase spacing between the second and third ports.

8. The apparatus of claim 3, the first and second transmission lines and the first, second, and third matching circuits configured to provide a combined impedance value seen at the second port that is matched to a selected characteristic impedance value.

9. The apparatus of claim 8, the selected characteristic impedance value is set to 50 ohms.

10. The apparatus of claim 1, the apparatus forming a bidirectional passive power combiner/divider.

11. The apparatus of claim 10, the bidirectional passive power combiner/divider configured for use in a transceiver.

12. An apparatus comprising:
means for providing a three port circuit having a first port coupled to second and third ports; and
means for matching configured to couple the second and third ports to ground.

13. The apparatus of claim 12, the means for matching comprising:
means for coupling the second port and a first node;
means for coupling the first node and the third port; and
means for coupling a ground to the first node.

14. The apparatus of claim 13, further comprising:
means for coupling a first transmission line between the first and second ports;
and
means for coupling a second transmission line between first and third ports.

15. The apparatus of claim 14, the first transmission line, the second transmission line, the means for coupling the second port, the means for coupling the first node, and the means for coupling the ground configured to provide a combined impedance value seen at the first port that is matched to a selected characteristic impedance value.

16. The apparatus of claim 14, the means for coupling the second port, the means for coupling the first node, and the means for coupling the ground configured to adjust sizes of the first and second transmission lines.

17. The apparatus of claim 14, the means for coupling the second port, the means for coupling the first node configured to increase spacing between the second and third ports.

18. The apparatus of claim 14, the first transmission line, the second transmission line, the means for coupling the second port, the means for coupling the first node, and the means for coupling the ground configured to provide a combined impedance value seen at the second port that is matched to a selected characteristic impedance value.

19. The apparatus of claim 12, the apparatus forming a bidirectional passive power combiner/divider.

20. The apparatus of claim 19, the bidirectional passive power combiner/divider configured for use in a transceiver.

1/5




FIG. 1




FIG. 2
Prior Art




FIG. 3




FIG. 4




FIG. 5

3/5




FIG. 6





FIG. 7

**FIG. 8**

5/5




FIG. 9

INTERNATIONAL SEARCH REPORT

International application No
PCT/US2013/069753

A. CLASSIFICATION OF SUBJECT MATTER
INV. H01P5/16
ADD.

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
H01P

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

EPO-Internal, INSPEC, WPI Data

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	<p>NORIEGA F ET AL: "DESIGNING LC WILKINSON POWER SPLITTERS", RF DESIGN, PRIMEDIA BUSINESS MAGAZINES & MEDIA, OVERLAND PARK, KS, US, vol. 25, no. 8, 1 August 2002 (2002-08-01) , XP001123496, ISSN: 0163-321X the whole document</p> <p>-----</p> <p style="text-align: center;">-/-</p>	1-20

Further documents are listed in the continuation of Box C.

See patent family annex.

* Special categories of cited documents :

"A" document defining the general state of the art which is not considered to be of particular relevance
"E" earlier application or patent but published on or after the international filing date
"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
"O" document referring to an oral disclosure, use, exhibition or other means
"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search	Date of mailing of the international search report
22 January 2014	29/01/2014
Name and mailing address of the ISA/ European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Fax: (+31-70) 340-3016	Authorized officer von Walter, Sven-Uwe

INTERNATIONAL SEARCH REPORT

International application No
PCT/US2013/069753

C(Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	PIERNAS B ET AL: "Enhanced miniaturized wilkinson power divider", 2003 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST. (IMS 2003). PHILADELPHIA, PA, JUNE 8 - 13, 2003; [IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM], NEW YORK, NY : IEEE, US, vol. 2, 8 June 2003 (2003-06-08), pages 1255-1258, XP010645133, DOI: 10.1109/MWSYM.2003.1212597 ISBN: 978-0-7803-7695-3 page 1255, paragraph I - page 1256, paragraph II figures 1-4 abstract -----	1-20
A	LEONARD H YORINKS: "RECTANGULAR, COAXIAL-LINE. SPLIT-TEE POWER DIVIDERS", IEEE - MTT'S INTERNATIONAL MICROWAVE SYMPOSIUM. DIGEST, IEEE, US, 1 January 1981 (1981-01-01), pages 221-222, XP001368573, ISSN: 0149-645X the whole document -----	1-20
A	JP 2000 106501 A (MATSUSHITA ELECTRIC IND CO LTD) 11 April 2000 (2000-04-11) figures 1-9 abstract -----	1-20

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No
PCT/US2013/069753

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
JP 2000106501	A 11-04-2000	NONE	