



(51) International Patent Classification:

H01L 31/115 (2006.01) *H01L 31/0224* (2006.01)
H01L 31/103 (2006.01) *H01L 27/146* (2006.01)
H01L 31/0352 (2006.01) *H01L 27/144* (2006.01)

(21) International Application Number:

PCT/EP2017/080674

(22) International Filing Date:

28 November 2017 (28.11.2017)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

16202201.6 05 December 2016 (05.12.2016) EP

(71) Applicant: AMS INTERNATIONAL AG [CH/CH]; Rietstrasse 4, 8640 Rapperswil (CH).

(72) Inventors: MEINHARDT, Gerald; Haydnsgasse 1, 8010 Graz (AT). WACHMANN, Ewald; Hönigstal Schulstr. 42, 8301 Kainbach (AT). SAGMEISTER, Martin; Grieskai 60, 8020 Graz (AT). HOFRICHTER, Jens; Obstgartenweg 13, 8136 Gattikon (CH).

(74) Agent: EPPING HERMANN FISCHER PATENTANWALTSGESELLSCHAFT MBH; Schloßschmidstr. 5, 80639 München (DE).

(81) Designated States (*unless otherwise indicated, for every kind of national protection available*): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JO, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA,

(54) Title: RADIATION-HARD HIGH-SPEED PHOTODIODE DEVICE




FIG 1

(57) Abstract: A CMOS compatible photodiode device comprises a substrate (1) of semiconductor material with a main surface (10) and a plurality of doped wells (3) of a first type of conductivity constituting one pixel of an array of pixels for image detection. The doped wells (3) are spaced apart at the main surface (10). The device further has a guard ring (7) comprising a doped region of a second type of conductivity, which is opposite to the first type of conductivity. The guard ring (7) surrounds an area of the main surface (10) including the plurality of doped wells (3) without dividing this area. Conductor tracks (4) are electrically connected with the doped wells (3), which are thus interconnected, and further conductor tracks (5) are electrically connected with a region of the second type of conductivity. A doped surface region (2) of the second type of conductivity is present at the main surface (10) and covers the entire area between the guard ring (7) and the doped wells (3). The photodiode of the pixel is radiation-hard, has high speed, low capacitance,



SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN,
TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (*unless otherwise indicated, for every kind of regional protection available*): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

Published:

— with international search report (Art. 21(3))

Description

RADIATION-HARD HIGH-SPEED PHOTODIODE DEVICE

5 Computed tomography makes use of x-rays to generate a three dimensional picture of solid objects, e. g. the human body. A scintillator transforms the x-rays into visible light, which is then detected with the help of an array of photodiodes. The photodiodes can be connected with a CMOS circuit by
10 wafer-to-wafer bonding, by flip-chip assembly of semiconductor chips, or by monolithic integration of CMOS components and photodiodes in the same semiconductor device. A monolithic integration provides the best interconnection between photodiodes and CMOS circuitry, but semiconductor
15 material that is suitable for CMOS circuits may cause difficulties in integrating photodiodes with respect to low leakage current, low capacitance, high sensitivity, short response time, and radiation hardening simultaneously. Moreover, a low temperature coefficient of the responsivity
20 poses a challenge for CMOS compatible photodiodes; a requirement that could not be met by state-of-the-art.

WO 2006/131209 A2 discloses a photodiode with integrated semiconductor circuit. The photodiode is formed as a layered
25 structure by means of waferbonding. The circuit is connected to the diode by contacts penetrating the semiconductor body.

US 6 690 074 B1 discloses a semiconductor device structure for reducing the current flow that is caused by incident
30 ionizing radiation. It comprises a p-substrate, an n⁺-doped surface region within an n-well, and a p⁺-doped guard ring for obstructing radiation-induced parasitic current flow between the n-well and n-doped regions of further

semiconductor devices that are located in the neighbourhood of the n-well.

US 2015/0287847 A1 discloses a photodiode device with
5 reducible space charge region. The device comprises a doped region contiguous with a contact region of the same conductivity type located at the substrate surface, an appertaining anode or cathode connection, a further contact region of an opposite conductivity type at the substrate
10 surface, and a further anode or cathode connection. A lateral pn junction is formed at the substrate surface by a boundary of one of the contact regions. A field electrode is arranged above the lateral pn junction, separated from the lateral pn junction by a dielectric material, and is provided with a
15 further electrical connection separate from the anode and cathode connections, for the purpose of reducing the dark current by reducing the space charge region at the surface.

N. V. Loukianova et al., "Leakage Current Modeling of Test
20 Structures for Characterization of Dark Current in CMOS Image Sensors", IEEE Transactions on Electron Devices vol. 50(1), pages 77 to 83, 2003, describe a photodiode comprising an n-well that is surrounded by a p-well in order to reduce the dark current. The lateral pn junction is passivated by a
25 shallow p⁺ implant, reducing the width of the space charge region at the surface by one half.

M. Battaglia et al., "Development of a Radiation Hard CMOS Monolithic Pixel Sensor", 2008 IEEE Nuclear Science Symposium
30 Conference Record, pages 3501 to 3504, describe a CMOS monolithic pixel sensor prototype aimed at a superior radiation tolerance. The layouts of pixels of an array of photodiodes include an n-well diode enclosed by a floating p⁺

guard-ring, thin oxide layers over the diode, and a polysilicon ring covering the region around the n-well.

Whereas prior art fulfills the requirements for low-leakage and/or low capacitance, simultaneously matching high speed and low temperature coefficient of the responsivity remained an unsolved challenge. Furthermore, monolithic integration of the photodiode with CMOS circuitry promises a cost-effective way of manufacturing such devices.

It is an object of the present invention to provide a radiation-hard high-speed photodiode with low capacitance, low leakage current, and a low temperature coefficient of the responsivity.

This object is achieved with the photodiode device according to claim 1. Embodiments derive from the dependent claims.

The radiation-hard high-speed photodiode device comprises a substrate of semiconductor material with a main surface, a plurality of doped wells of a first type of conductivity, spaced apart at the main surface, a guard ring comprising a doped region of a second type of conductivity, which is opposite to the first type of conductivity, conductor tracks electrically connected with the doped wells, and further conductor tracks electrically connected to a region of the second type of conductivity. The conductor tracks interconnect the doped wells. The guard ring surrounds an area of the main surface that includes the plurality of doped wells, without dividing this area. A doped surface region of the second type of conductivity is present at the main surface and covers the entire area between the guard ring and the doped wells.

In an embodiment of the photodiode device, the further conductor tracks are electrically connected with the doped surface region.

5

A further embodiment comprises a boundary region of the guard ring, the boundary region comprising the second type of conductivity, and a core region of the guard ring arranged inside the boundary region, the core region comprising the first type of conductivity.

10

A further embodiment comprises a metal layer arranged along the guard ring, and contact plugs of the metal layer contacting the guard ring. The further conductor tracks are connected to the metal layer.

15

In a further embodiment the contact plugs of the metal layer contact the boundary region and the core region.

20 In a further embodiment the conductor tracks and the further conductor tracks are arranged parallel to one another and in alternating sequence.

25 A further embodiment comprises contact regions arranged at the main surface within the doped wells, the contact regions having a doping concentration that is higher than the doping concentration of the doped wells, and contact plugs connecting the conductor tracks with the contact regions.

30 A further embodiment comprises further contact plugs arranged on the doped surface region in the vicinity of the doped wells. The further contact plugs are connected to the further conductor tracks. Each distance between one of the contact

plugs and the further contact plug that is nearest to said contact plug is smaller than the distance between the conductor track connected with said contact plug and the further conductor track connected with said further contact plug.

A further embodiment comprises a peripheral conductor track. The conductor tracks are connected with the peripheral conductor track.

In a further embodiment the first type of conductivity is n-type conductivity and the second type of conductivity is p-type conductivity. The peripheral conductor track is provided as a cathode terminal, and the further conductor tracks are provided as an anode terminal.

A further embodiment comprises a dielectric on or above the main surface. The conductor tracks and the further conductor tracks are embedded in the dielectric.

In a further embodiment the substrate comprises a semiconductor body and an epilayer grown on the semiconductor body, and the main surface is formed by a surface of the epilayer.

In a further embodiment the epilayer is doped for the second type of conductivity. The doped surface region is formed within the epilayer and has a doping concentration that is higher than the doping concentration of the epilayer.

In a further embodiment the plurality of doped wells is provided for one pixel of an array of pixels, and the pixels of the array are separated by the guard ring.

In a further embodiment the conductor tracks are interconnected for each pixel separately, and the further conductor tracks are interconnected for all pixels of the array in common.

A further embodiment comprises a plurality of ring-shaped doped wells of the second type of conductivity, each of the ring-shaped doped wells laterally surrounding one of the doped wells.

The following is a more detailed description of embodiments of the radiation-hard high-speed photodiode device in conjunction with the appended figures.

Figure 1 shows a top view of a section of the photodiode device including one pixel.

Figure 2 shows the cross section indicated in Figure 1.

Figure 3 is a cross section according to Figure 2 for a further embodiment with different conductor track.

Figure 4 is a top view of a section of the embodiment according to Figure 3.

Figure 5 is a cross section according to Figure 2 for a further embodiment with a further doped well.

Figure 1 is a top view of the photodiode device without covering dielectric. Hidden contours are represented by broken lines. The substrate 1 comprises a semiconductor material like silicon, for instance. A doped surface region 2

occupies the entire surface except for the areas of doped wells 3, which are formed at the upper surface of the substrate 1 and are spaced apart from one another. Thus an arrangement of insulation regions, like shallow trench isolations or field oxide regions, is avoided.

The number of doped wells 3 is arbitrary as well as their arrangement. The arrangement shown in Figure 1 is only an example of a suitable pattern. The distances between the doped wells 3 and their shapes can also be modified and adjusted to the requirements of individual embodiments. The doped surface region 2 and the doped wells 3 have opposite types of conductivity.

The doped wells 3 are electrically connected by means of conductor tracks 4. Further conductor tracks 5 are arranged separate from the conductor tracks 4. The further conductor tracks 5 are electrically connected to semiconductor material of the same type of conductivity as the doped surface region 2 and may especially be electrically connected to the doped surface region 2. Instead, the electric potential of the doped surface region 2 may be left floating. The conductor tracks 4 and the further conductor tracks 5 may be parallel and in alternating sequence, as shown in Figure 1 by way of example.

A plurality of doped wells 3 is provided for one pixel, which may be a pixel of an array of pixels intended for image detection. This plurality of doped wells 3 is surrounded by a guard ring 7, which does not divide or intersect the area where the plurality of doped wells 3 is arranged. The guard ring 7 may at least partially comprise the same type of conductivity as the doped surface region 2.

A metal layer 6 is optionally arranged above and along the guard ring 7. The metal layer 6 may be provided as a common electric terminal for the further conductor tracks 5, as shown in Figure 1 by way of example. A peripheral conductor track 8 may similarly be provided as a common electric terminal of the conductor tracks 4. The peripheral conductor track 8 can be connected to a control or read-out circuit on the periphery of the array of pixels and thus provides a separate electric terminal of the pixel in question.

Figure 2 shows the cross section indicated in Figure 1. In Figures 1 and 2, corresponding elements carry the same reference numeral. In Figure 1 the substrate 1 is shown to comprise a semiconductor body 11, which is provided with an optional epilayer 12 forming the main surface 10. If the epilayer 12 is epitaxially grown, it has essentially the same crystalline structure as the semiconductor body 11. The epilayer 12 is doped for the type of conductivity that is opposite to the type of conductivity of the doped wells 3. The semiconductor body 11 may be undoped or intrinsically doped, or it may be doped for the same type of conductivity as the epilayer 12. If the substrate 1 does not comprise an epilayer, it is optionally doped for the type of conductivity opposite to the type of conductivity of the doped wells 3.

Figure 2 shows that the doped surface region 2 covers the entire area of the main surface 10 between the doped wells 3 and the guard ring 7. The doped surface region 2 has a doping concentration that is higher than the doping concentration of the substrate 1 and in particular the doping concentration of the epilayer 12.

The conductor tracks 4 and the further conductor tracks 5 may be embedded in a dielectric 9, which is applied on or above the main surface 10. The dielectric 9 may be an intermetal dielectric like silicon oxide, which is generally used for wirings of CMOS devices, for instance. In the top view of Figure 1, the substrate surface and the contours of the conductors arranged above the substrate surface are shown as if they were not hidden by the dielectric 9.

10 The conductor tracks 4 are electrically connected with the doped wells 3 by contact plugs 14, which are applied on contact regions 13 of the doped wells 3. The contact regions 13 comprise a doping concentration that is higher than the doping concentration of the doped wells 3 and thus enable the formation of ohmic contacts of the contact plugs 14 on the main surface 10 within the areas of the doped wells 3.

The further conductor tracks 5 may be electrically connected to the doped surface region 2 by further contact plugs 15.

20 The relatively high doping concentration of the doped surface region 2 allows the formation of ohmic contacts. As shown in Figure 2, the further contact plugs 15 may be arranged in the immediate vicinity of the doped wells 3, close to the pn-junctions that are formed between the doped wells 3 and the surrounding semiconductor material of the opposite type of conductivity.

Figure 1 shows the further conductor tracks 5 having short branches located opposite the doped wells 3. These branches locally reduce the distance between the further conductor tracks 5 and the doped wells 3 without reducing the distance between the conductor tracks 4 and the parallel sections of the further conductor tracks 5. Thus the distance between a

further conductor track 5 and the adjacent conductor tracks 4 can be made as large as possible without having to increase the distance between the contact plugs 14 and the further contact plugs 15. This may be desired in view of a low
5 capacitance between the conductor tracks 4 and the further conductor tracks 5. Similar branches may instead or additionally be provided on the conductor tracks 4, which may in this case be arranged in positions that are laterally shifted from the positions above the centres of the doped
10 wells 3.

Figure 2 shows the conductor tracks 4 as portions of a structured lower metallization level, and the further conductor tracks 5 as portions of a structured higher
15 metallization level. The level of the conductor tracks 4 may instead be higher than the level of the further conductor tracks 5, or the conductor tracks 4 and the further conductor tracks 5 may be formed in the same metallization layer. The further conductor tracks 5 may instead be applied directly on
20 the doped surface region 2 in the area between the doped wells 3.

Figure 2 shows the guard ring 7, which reduces cross-talk between neighbouring pixels. In the example shown in Figure
25 2, the guard ring 7 comprises an optional boundary region 17 and a core region 18. The boundary region 17 has the same type of conductivity as the doped surface region 2, and the core region 18 has the opposite type of conductivity. The optional metal layer 6, which may be provided above and along
30 the guard ring 7, is electrically connected to both the boundary region 17 and the core region 18 by a plurality of contact plugs 16. The metal layer 6 can be provided for the

entire pixel array as a common electric terminal of the further conductor tracks 5.

5 The doped wells 3 may especially have n-type conductivity, if the doped surface region 2 has p-type conductivity. In this case the conductor tracks 4 and the peripheral conductor track 8 are provided as a cathode terminal, and the further conductor tracks 5 and optionally the metal layer 6 are provided as an anode terminal. The types of conductivity can
10 instead be reversed.

Figure 3 is a cross section according to Figure 2 for a further embodiment. Elements of the embodiment according to Figure 3 that correspond to elements of the embodiment
15 according to Figure 2 are designated with the same reference numerals. In the embodiment according to Figure 3, the further conductor tracks 5 are arranged above the conductor tracks 4. Hence there is no lateral distance between the conductor tracks 4 and the corresponding further conductor
20 tracks 5. In the stacked arrangement according to Figure 3, the conductor tracks 4 and the further conductor tracks 5 are formed in different metallization planes, which are isolated from one another by the dielectric 9. The stacked arrangement has the advantage that the area where incident radiation is
25 shielded by the conductor tracks 4 and the further conductor tracks 5 is minimal. Furthermore, the stacked arrangement may be suitable in view of reducing the size of the device.

Figure 4 is a top view of a section of the embodiment
30 according to Figure 3. Figure 4 shows two of the doped wells 3 and the appertaining contact regions 13. The contours of these regions are indicated by broken lines. In the top view of Figure 4, the further conductor track 5 covers the

conductor track 4, which is therefore also represented by broken lines. The further conductor track 5 is provided with branches, which connect the further conductor track 5 with the further contact plugs 15. Figure 4 also shows ring-shaped
5 doped wells 19 laterally surrounding the doped wells 3, according to a further embodiment shown in Figure 5.

Figure 5 is a cross section according to Figure 2 for a further embodiment. Elements of the embodiment according to
10 Figure 5 that correspond to elements of the embodiment according to Figure 2 are designated with the same reference numerals. In the embodiment according to Figure 5, the doped wells 3 are laterally surrounded by ring-shaped doped wells 19, which are doped for the second type of conductivity and
15 consequently have the same type of conductivity as the doped surface region 2. The ring-shaped doped wells 19 have the advantage that they reduce the capacitance of the photodiode. A low capacitance may in particular be favourable in view of improving the signal-to-noise ratio.

20 In the embodiment according to Figure 5, the further conductor tracks 5 may be branched on either side, according to the embodiment shown in Figure 2 or according to the embodiment shown in Figure 3. Figure 5 shows further
25 conductor tracks 5 that are similar to the further conductor tracks 5 of the embodiment according to Figure 3, by way of example.

A doping concentration of the semiconductor body of typically
30 10^{16} cm^{-3} for CMOS devices is the cause of reduced dimension of the space charge region and thus of a relatively high capacitance. This is the main source of the so-called $k_B T/C$ noise, where k_B is the Boltzmann constant, T is the absolute

temperature and C is the capacitance of the photodiode. The described photodiode device significantly reduces $k_B T/C$ noise behaviour by low junction capacitance, very low interconnection capacitance between photodiode and CMOS readout circuitry as compared to interconnections using wire bonds or through-silicon vias, and very short interconnection lengths. The doped surface region substantially enhances the response of the photodiode device without deteriorating or having adverse effects on the capacitance.

The described photodiode device comprises low capacitance, low leakage current, good spectral responsivity, radiation hardness, especially against x-rays at least in the range below 100 keV, as well as relatively short rise and fall times in combination with a low responsivity temperature coefficient. These features make this photodiode advantageous, in comparison to more complex three-dimensional photodiode structures, by providing higher yield at a lower price.

List of reference numerals

	1	substrate
	2	doped surface region
5	3	doped well
	4	conductor track
	5	further conductor track
	6	metal layer
	7	guard ring
10	8	peripheral conductor track
	9	dielectric
10		main surface
	11	semiconductor body
	12	epilayer
15	13	contact region
	14	contact plug
	15	further contact plug
	16	contact plug
	17	boundary region
20	18	core region
	19	ring-shaped doped well

Claims

1. A photodiode device, comprising:

- a substrate (1) of semiconductor material with a main
5 surface (10),
- a plurality of doped wells (3) of a first type of conductivity, spaced apart at the main surface (10),
- a guard ring (7) comprising a doped region (17) of a second type of conductivity, which is opposite to the
10 first type of conductivity,
- conductor tracks (4) electrically connected with the doped wells (3), and
- further conductor tracks (5) electrically connected to a region of the second type of conductivity,

15 characterized in that

- the conductor tracks (4) interconnect the doped wells (3),
- contact regions (13) are arranged at the main surface (10) within the doped wells (3),
- contact plugs (14) connect the conductor tracks (4) with
20 the contact regions (13),
- further contact plugs (15) are arranged on the doped surface region (2) and are connected to the further conductor tracks (5),
- the guard ring (7) surrounds an area of the main surface
25 (10) including the plurality of doped wells (3) without dividing this area, and
- a doped surface region (2) of the second type of conductivity is present at the main surface (10) and covers the entire area between the guard ring (7) and the
30 doped wells (3).

2. The photodiode device according to claim 1, wherein the further conductor tracks (5) are electrically connected with the doped surface region (2).

5 3. The photodiode device according to claim 1 or 2, further comprising:
a boundary region (17) of the guard ring (7), the boundary region (17) comprising the second type of conductivity, and
a core region (18) of the guard ring (7) arranged inside the
10 boundary region (17), the core region (18) comprising the first type of conductivity.

4. The photodiode device according to one of claims 1 to 3, further comprising:
15 a metal layer (6) arranged along the guard ring (7),
contact plugs (16) of the metal layer (6) contacting the guard ring (7), and
the further conductor tracks (5) being connected to the metal layer (6).

20 5. The photodiode device according to claim 4 as referring to claim 3, wherein
the contact plugs (16) of the metal layer (6) contact the boundary region (17) and the core region (18).

25 6. The photodiode device according to one of claims 1 to 5, wherein
the conductor tracks (4) and the further conductor tracks (5) are arranged parallel to one another and in alternating
30 sequence.

7. The photodiode device according to one of claims 1 to 6, wherein

the contact regions (13) have a doping concentration that is higher than the doping concentration of the doped wells (3).

8. The photodiode device according to one of claims 1 to 7,
5 further comprising:

the further contact plugs (15) are arranged in the vicinity of the doped wells (3), and

each distance between one of the contact plugs (14) and the further contact plug (15) that is nearest to said contact
10 plug (14) being smaller than the distance between the conductor track (4) connected with said contact plug (14) and the further conductor track (5) connected with said further contact plug (15).

15 9. The photodiode device according to one of claims 1 to 8, further comprising:

a peripheral conductor track (8), the conductor tracks (4) being connected with the peripheral conductor track (8).

20 10. The photodiode device according to claim 9, wherein the first type of conductivity is n-type conductivity and the second type of conductivity is p-type conductivity, the peripheral conductor track (8) is provided as a cathode terminal, and

25 the further conductor tracks (5) are provided as an anode terminal.

11. The photodiode device according to one of claims 1 to 10, further comprising:

30 a dielectric (9) on or above the main surface (10), the conductor tracks (4) and the further conductor tracks (5) being embedded in the dielectric (9).

12. The photodiode device according to one of claims 1 to 11, further comprising:

the substrate (1) comprising a semiconductor body (11) and an epilayer (12) grown on the semiconductor body (11), the main
5 surface (10) being formed by a surface of the epilayer (12).

13. The photodiode device according to claim 12, wherein the epilayer (12) is doped for the second type of conductivity,

10 the doped surface region (2) is formed within the epilayer (12), and

the doped surface region (2) has a doping concentration that is higher than the doping concentration of the epilayer (12).

15 14. The photodiode device according to one of claims 1 to 13, wherein

the plurality of doped wells (3) is provided for one pixel of an array of pixels, the pixels of the array being separated by the guard ring (7).

20

15. The photodiode device according to claim 14, wherein the conductor tracks (4) are interconnected for each pixel separately, and

the further conductor tracks (5) are interconnected for all
25 pixels of the array in common.

16. The photodiode device according to one of claims 1 to 15, further comprising:

a plurality of ring-shaped doped wells (19) of the second
30 type of conductivity, each of the ring-shaped doped wells (19) laterally surrounding one of the doped wells (3).




FIG 1

2/3




FIG 2




FIG 3

3/3




FIG 4




FIG 5

INTERNATIONAL SEARCH REPORT

International application No
PCT/EP2017/080674

A. CLASSIFICATION OF SUBJECT MATTER

INV. H01L31/115 H01L31/103 H01L31/0352 H01L31/0224 H01L27/146
H01L27/144

ADD.

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

EPO-Internal, WPI Data

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	EP 1 241 710 A2 (PHILIPS CORP INTELLECTUAL PTY [DE]; KONINKL PHILIPS ELECTRONICS NV [NL] 18 September 2002 (2002-09-18) paragraphs [0025] - [0034] figures 1,2	1-7,9-16
A	----- US 2002/066860 A1 (POSSIN GEORGE EDWARD [US]) 6 June 2002 (2002-06-06) paragraph [0016] page 1	8
A	----- EP 1 677 353 A1 (HAMAMATSU PHOTONICS KK [JP]) 5 July 2006 (2006-07-05) paragraphs [0024] - [0035] figures 1,2	1
A	----- -/-	1,3-5



Further documents are listed in the continuation of Box C.



See patent family annex.

* Special categories of cited documents :

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

20 February 2018

Date of mailing of the international search report

02/03/2018

Name and mailing address of the ISA/

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040,
Fax: (+31-70) 340-3016

Authorized officer

Weis, Thomas

INTERNATIONAL SEARCH REPORT

International application No

PCT/EP2017/080674

C(Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 6 753 586 B1 (HOLCOMBE WAYNE T [US]) 22 June 2004 (2004-06-22) column 6, lines 8-11 column 9, line 26 - column 10, line 49 column 11, lines 31-46 column 15, line 56 - column 16, line 14 column 18, lines 23-50 figures 3-5,11,12 -----	1,6-11, 14-16

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No

PCT/EP2017/080674

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
EP 1241710	A2	18-09-2002	EP 1241710 A2 18-09-2002
		JP 2002324908 A	08-11-2002
		US 2002140045 A1	03-10-2002

US 2002066860	A1	06-06-2002	DE 10159333 A1 13-06-2002
		JP 4508502 B2	21-07-2010
		JP 2002334981 A	22-11-2002
		US 2002066860 A1	06-06-2002

EP 1677353	A1	05-07-2006	CN 1836331 A 20-09-2006
		EP 1677353 A1	05-07-2006
		IL 175082 A	31-07-2013
		JP 4727422 B2	20-07-2011
		JP 5405512 B2	05-02-2014
		JP 2011159984 A	18-08-2011
		JP WO2005038923 A1	22-11-2007
		TW I355092 B	21-12-2011
		US 2005082630 A1	21-04-2005
		US 2007075344 A1	05-04-2007
		US 2014084172 A1	27-03-2014
		US 2014084173 A1	27-03-2014
		US 2016334518 A1	17-11-2016
		WO 2005038923 A1	28-04-2005

US 6753586	B1	22-06-2004	NONE
