

(51) International Patent Classification:
H04B 5/00 (2006.01)(21) International Application Number:
PCT/EP2016/072410(22) International Filing Date:
21 September 2016 (21.09.2016)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
15186078.0 21 September 2015 (21.09.2015) EP(71) Applicant: **STMICROELECTRONICS INTERNATIONAL N.V.** [NL/NL]; Schiphol Boulevard 265, 1118 BH Schiphol (NL).(72) Inventors: **KOVACIC, Kosta**; Vilenska Cesta 19, 2312 Orehova Vas (SI). **PEVEC, Albin**; Neubergerjeva 19, 1000 Ljubljana (SI).(74) Agent: **CASALONGA**; Casalonga & Associates, 8 Avenue Percier, 75008 Paris (FR).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM,

AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.


(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

Published:

— with international search report (Art. 21(3))

(54) Title: METHOD AND TRANSMITTER CIRCUIT FOR COMMUNICATION USING ACTIVE LOAD MODULATION IN RADIO FREQUENCY IDENTIFICATION SYSTEMS

FIG 6

(57) **Abstract:** Method and transmitter circuit for communication using active load modulation in Radio Frequency Identification systems In one embodiment a method for communication using active load modulation in Radio Frequency Identification, RFID, systems comprising the following steps of receiving a carrier signal (Sc) having a carrier frequency from a reader device, generating a modulated signal (Smod), transmitting a burst of a sending signal (Sout), and decaying the sending signal (Sout) at the end of the burst. Furthermore, a transmitter circuit (T) for communication using active load modulation in RFID systems comprising an equipment (E1, E2, E3) for generating a decaying sending signal (Sout) is specified.

Description

Method and transmitter circuit for communication using active load modulation in Radio Frequency Identification systems

5

The application is directed to a method and transmitter circuit for communication using active load modulation in Radio Frequency Identification, RFID, systems.

10 Especially, the field of the application is RFID systems operating at 13.56 MHz which is usually referred to as high frequency RFID, HF RFID. Communication in these systems is achieved by magnetic or inductive coupling between an RFID reader coil and an RFID tag coil. Traditionally, RFID tags
15 are passive devices. They are usually composed of an integrated circuit, IC, and a coil which is attached to its terminals. Together with an integrated capacitor, this coil forms a resonant circuit with a resonance close to 13.56 MHz. Since passive RFID tags do not contain a power source, the
20 reader magnetic field is not only used to send data to a tag, but also provides a power supply to the RFID tag. However, the tag cannot reply to a reader by an active transmission since the induced power is not sufficient. Therefore, a state of the art passive RFID tag communicates to RFID readers by
25 switching on and off a load connected in parallel to its coil by means of a so-called modulator switch. The term load modulation is usually used for this kind of communication. A standard that is commonly used in this communication is ISO/IEC 14443. The operating range of HF RFID systems varies
30 from a few cm up to 1m, depending on the protocol used and power emitted by the reader. The operating range of systems according to ISO 14443 standard, which are the most widely used HF RFID systems, is up to 10 cm using credit card size

RFID tags. Such systems are used for contactless payment, ticketing, access control and similar applications.

5 The physical properties of HF RFID systems are such that the range in which conventional tags are supplied and the range in which the reader can detect a signal produced by load modulation are approximately the same. This means that the range of a tag to reader communication cannot be significantly improved even if an external power supply is
10 provided to an RFID tag.

There is a strong demand on the market to implement RFID tags with very small dimensions. A typical application is integrating RFID tag functionality in a mobile phone, either
15 as an imbedded application having a small antenna or in a card which is inserted in the phone, e.g. a micro SD card or a SIM card. In these applications, the size of the RFID tag antenna is so small that the use of a passive RFID tag IC results in the best case in a very short operating range. As
20 mentioned before, the solution to increase the operating range is to provide a power supply and replace load modulation by another technology that increases the communication range in the direction tag to reader. One possibility is to replace load modulation by an active
25 transmission. Active Load Modulation, ALM, is the term used for this type of modulation.

To generate a tag reply, ALM devices generate a signal synchronous to the incoming field frequency received from a
30 reader. The signal to be transmitted is generated by means of a digital amplitude modulation, also known as amplitude shift keying, using a subcarrier signal. Two different types of transmission are possible: According to a first type,

transmission is only active during the time that the modulator switch would be turned on in a passive load modulation device. In the case of ISO 14443 standard, this is equivalent to a first half of a subcarrier period. In the

5 second type transmission is active in both parts of the tag reply, the part when the modulator switch of a passive load modulation device would be turned on and the part when it would be turned off. During the time the modulator switch would be turned off, a signal is sent in opposite phase

10 compared to the signal received from the reader. In the ISO/IEC 14443 standard, this is equivalent to sending a signal in the opposite phase during the second half of the subcarrier period.

15 Both transmission techniques listed above are described, for example, in the ISO contribution

tf2n723_Active_Transmission_PICC_to_PCD. Different terminology is used to refer to the two modes. In the present application the expression AND TX mode is used for

20 transmission only during the first half of the subcarrier period, i.e. the first type described above, and the expression XOR TX mode is used for the second type described above.

25 XOR TX mode generates twice as much signal on an RFID reader as AND TX mode during the same period of time, because in XOR TX mode the signal is sent in opposite phase while in AND TX mode there is no transmission. Therefore, XOR TX mode is generally employed in applications where signals generated in

30 AND TX mode are not strong enough or in case the operating range needs to be increased.

Both the AND and XOR TX modes can be used to implement the ISO/IEC 14443A with a bit rate of 106kbps which uses Manchester coding.

5 Corresponding signals are depicted in Figure 1. The first line shows a signal received from a reader device, the signal being denoted reader carrier. It has a carrier frequency which in the case of ISO 14443 is 13,56 MHz. This signal is also called the incoming field. The second line shows a
10 transponder subcarrier signal which comprises data to be sent to the reader which has been coded with the required code according to ISO 14443, e.g. Manchester code, and modulated with the subcarrier signal. The third line depicts the signal which is transmitted in AND TX mode, wherein the carrier is
15 transmitted only during impulses of the transponder subcarrier. The fourth line shows the signal which is transmitted in XOR TX mode in which the carrier is transmitted during impulses of the transponder subcarrier marked with 1 and a carrier with opposite phase is
20 transmitted in pauses between two impulses of the transponder subcarrier marked with 2 and hatched in the opposite direction when compared with the parts marked with 1.

The above explanation also applies to near-field
25 communication, NFC, technology, specifically for passive peer-to-peer communication mode and for card emulation mode which re-use the ISO 14443 standard. In NFC technology, the term target is used instead of transponder or tag.

30 Figure 2 shows a block diagram of a typical state of the art ALM device which can be a transponder or an NFC controller. The main building blocks are an antenna L connected to a matching circuit MC and an IC. The IC incorporates a receiver

RX with a gain stage, a demodulator, a clock extractor and a data slicer functionality, a phase-locked loop, PLL, block PLB with a phase detector, a loop filter and a voltage-controlled oscillator, VCO, functionality, a control circuit
5 CTL and a transmitter TX, with a regulator and a driver functionality. The control circuit CTL can be, for instance, the complete digital circuit of an NFC controller.

As known to those skilled in the art, the depicted ALM device
10 operates basically according to the following: A signal sent by a reader is detected by the antenna L and filtered in the matching circuit MC. It is passed to the receiver RX which demodulates the data and extracts a clock signal therefrom. Both signals are propagated to the control circuit CTL.
15 During reception, the PLL inside the PLL block PLB is locked to the extracted clock. When the transmitter TX is active for sending data to the reader, the PLL loop is open and the VCO continues to operate with the phase which was established during receiving. The resulting PLL clock is provided to the
20 transmitter TX and the control circuit CTL. The control circuit generates a subcarrier signal by dividing the PLL clock and modulates data to be sent with the subcarrier. The resulting subcarrier data is propagated to the transmitter TX which therefrom generates signals to be transmitted using the
25 PLL clock. For transmission these signals are passed through the matching circuit MC to the antenna L.

It has turned out that the known solutions of ALM devices using XOR TX mode for implementing the ISO 14443A 106kbps
30 protocol have the problem that at the end of the counter-phase carrier transmission the strong modulation signal on the reader antenna, caused by the transponder active transmission, does not stop immediately. This entails a

demodulator or data slicer on the reader side to produce more pulses than there actually are. In the worst case, this will cause an error in the data frame and the communication will need to be restarted, or else the frame will need to be
5 resent if some kind of error handling is implemented.

However, because the error is caused systematically, it is hard to establish a reliable communication and the user possibly needs to re-align the transponder or mobile phone with integrated transponder closer or further away from the
10 reader antenna.

Figure 3 shows an oscilloscope screenshot of an RFID communication according to the state of the art which has the above mentioned problem. The screenshot shows a detail of a
15 transponder frame in reply to a reader command at the point in time where the carrier transmission is stopped which in this case is after there is no subcarrier pulse for nine carrier clocks. In the first line the screenshot is showing the transmit signal of the transponder which is using ALM and
20 XOR TX mode for the case of ISO 14443A 106kbps. The second line shows an analog received signal on the reader side. The third line shows the corresponding digitized signal on the reader side. The fourth line shows the RF field between the reader and the tag measured with a so-called spy coil.

25 One can see that although the transponder transmission in the first line is already stopped at a point in time t_a , the analogue and digital signal in second and third lines are still ringing which causes an additional pulse P in the
30 digital signal on the output of a data slicer of the reader. Said unintended additional pulse P may cause an error in the receipt of data on the side of the reader.

It is therefore an objective to provide a method and a transmitter circuit for communication using active load modulation in RFID systems which avoid errors on the side of a reader caused by XOR TX mode active load modulation.

5

The objective is achieved by the subject-matter of the independent patent claims. Embodiments and developments are defined in the dependent claims.

10 The definitions as described above also apply to the description of the below embodiments unless stated otherwise.

In one embodiment a method for communication using active load modulation in RFID systems comprises the following

15 steps:

- receiving a carrier signal having a carrier frequency from a reader device,
- generating a modulated signal which is synchronized to the carrier signal,
- 20 - transmitting a burst of a sending signal, the sending signal being a function of the modulated signal, and
- decaying the sending signal at the end of the burst.

Upon receiving the carrier signal sent out by the reader
25 device, a modulated signal is actively generated and transmitted as the sending signal in the form of the burst. At the end of the transmission of the burst, the transmission is not promptly stopped or interrupted, but instead the sending signal is sent in a decayed form.

30

The decaying sending signal causes less modulation signal on an antenna of the reader device. In this way, a ringing on

reader device's antenna is reduced. Receiving errors on the reader device's side are avoided.

5 In one development the decaying comprises reducing an amplitude of the sending signal according to an adjustable slope during an adjustable time.

10 In this embodiment a decaying of the sending signal at the end of the burst is achieved by continuously reducing the sending signal's amplitude. The slope and time of the decaying can be adjusted, for instance by programming. Thereby, an optimum between a small modulation signal on the reader device which prevents errors in the receiving and the time which is available for the decaying can be achieved.

15 In an alternative embodiment the decaying comprises reducing a length of the sending signal by suppressing transmission of a last phase of the sending signal.

20 In this alternative the decaying is accomplished by shortening the length of the sending signal. The last phase of the sending signal which does not contain data is skipped. As a consequence, on the side of the reader device no receiving error occurs.

25 The reader device comprises a state of the art RFID reader which implements preferably the protocols defined in ISO 14443.

30 In one embodiment the generation of the modulated signal is achieved by a digital amplitude modulation of a subcarrier signal with a data signal and a reproduced carrier signal. The data signal has the data to be sent to the reader device.

The subcarrier signal has a frequency which is an integer divider of the carrier frequency. The reproduced carrier signal is synchronous in frequency and phase to the carrier signal.

5

The reproduced carrier signal is obtained from the incoming carrier signal, preferably by extraction of a clock of the carrier signal or by a local oscillator which is tuned to the frequency of the carrier signal and by subsequent
10 synchronization of frequency and phase of the extracted clock or oscillator signal e.g. by means of a phase-locked loop. Generally, the data to be sent is coded according to, for example, a Manchester code. The digital amplitude modulation is also called amplitude shift keying, ASK.

15

The generation of the modulated signal is the active load modulation, ALM, used in RFID systems for enlarging the range of the communication as known to those skilled in the art.

20 In a further development transmitting the sending signal comprises emitting the modulated signal during a first half of a period of the subcarrier signal and emitting an inversed carrier signal during a second half of the period of the subcarrier signal. A phase of the inversed carrier signal is
25 inverse to a phase of the reproduced carrier signal.

As defined in the ISO 14443 protocol, pulses of the modulated signal are emitted during the first half of the subcarrier signal. In the pauses between these pulses, i.e. during the
30 second half of the subcarrier signal, the inversed carrier signal is emitted. The phase of the inversed carrier signal is opposite to the phase of the reproduced carrier signal and thereby is in counter-phase or shifted by 180° with respect

to the phase of the carrier signal emitted by the reader device.

Consequently, in the alternative in which the amplitude of the sending signal is decayed, at the end of the burst of the sending signal, the inversed carrier is emitted and its amplitude is reduced according to the desired slope and programmed time.

10 In the second alternative in which the transmission of the last half period of the sending signal is suppressed, emission of the inversed carrier signal during the last period of the subcarrier signal is skipped. In this case, transmission stops after emission of the modulated signal
15 during the first half of the period of the subcarrier signal.

The described transmission of the sending signal complies with the above-described XOR TX mode as known to those skilled in the art.

20

In one embodiment the burst of the sending signal comprises at least one bit of data.

The burst is the time during which pulses occur in the modulated signal. This time also depends on the coding of the data to be sent. The present application aims at the ISO 14443A which implements the bitrate of 106 kbits per second. This variant uses a subcarrier with a frequency of 846.5 KHz and employs Manchester coding for the data. Each bit has a
25 length of 8 subcarrier signal periods. Following the Manchester code, a zero bit is coded by a period of silence during the first half bit period, followed by four subcarrier pulses. A one bit is represented by four subcarrier pulses in
30

the first half bit period followed by silence during the second half bit period. Therefore, the burst has at least four subcarrier pulses corresponding to a zero or a one bit. In case the data bit is changed, for instance when a one bit
5 follows a zero bit, the burst has eight subcarriers corresponding to two bits.

In a development the method further comprises, after decaying the sending signal, synchronizing to the carrier signal while
10 not transmitting the sending signal.

After the sending signal has been decayed to zero, a resynchronization to the carrier signal sent out by the reader device is effected before transmission of a next burst
15 of the sending signal.

In detail, the phase of the reproduced carrier signal is resynchronized. For example, the PLL as described above locks to the received carrier signal.
20

The method enhances interoperability with existing readers when using the XOR TX mode for implementing the ISO 14443A 106 kbit per second protocol.

25 In one embodiment a transmitter circuit for communication using active load modulation in RFID systems comprises an equipment for generating a decaying sending signal.

Due to the equipment for generating the decaying sending
30 signal, the transmitter circuit is enabled to communicate with a reader device by means of active load modulation without producing errors on the side of the reader device.

The transmitter circuit when used in an ALM device as described above, implements any of the embodiments of the method proposed above.

- 5 In one development the equipment comprises a control circuit which is prepared for reducing a length of the sending signal by suppressing transmission of a last half period of the sending signal.
- 10 In an alternative embodiment the equipment comprises a digital-to-analog converter which is prepared to provide a reference voltage with a decaying amplitude to a regulator circuit in the transmitter circuit.
- 15 In order to reduce the amplitude of the sending signal, the analog-to-digital converter of the transmitter circuit is used and the amplitude of the reference voltage which is provided by the analog-to-digital converter is decayed over a programmable time according to an adjustable slope.
- 20 In still another alternative, the equipment comprises a regulator circuit. The regulator circuit has a first input for supplying a reference voltage, a second input for supplying a supply voltage and an output for providing a
- 25 regulated voltage to an electrical load within the transmitter circuit. A decoupling capacitor can be connected to the output. The regulator circuit further has a first transistor, a comparator and a first switch. The first transistor has a controlled section which is coupled between
- 30 the second input and the output of the regulator circuit. The comparator has a first input to receive the reference voltage, a second input to receive a feedback voltage dependent on the regulated voltage and an output for

providing a voltage. This voltage is provided as a function of a difference between the reference voltage and the feedback voltage. The first switch is coupled to a control input of the first transistor in order to connect either the output of the comparator or the second input of the regulator circuit to the control input of the first transistor.

Therein, the first switch is controlled such that the first transistor is either switched on and the regulated voltage is supplied as a function of the reference voltage, or the first transistor is switched off and an amplitude of the regulated voltage decays according to an adjustable slope during an adjustable time.

In order to generate the decaying of the sending signal, the first transistor is switched off so that current cannot flow from a power supply into the regulator circuit or in backward direction. An RF driver connected downstream to the regulator circuit is left active. Therefore, the amplitude of the regulated voltage at the output of the regulator circuit drops.

In a development the slope of the regulated voltage is adjustable as a function of the decoupling capacitor and an electrical load of the regulator circuit.

The RF driver connecting downstream to the regulator circuit is one example of said electric load. As long as this driver is left active, the slope with which the regulated voltage decreases depends on the load represented by the driver and the size of the decoupling capacitor. The slope is adjustable by selection of a size of capacitance of the decoupling capacitor with respect to the driver load.

In a further development the regulator circuit additionally comprises a resistor divider having a serial connection of a first and a second resistor. The resistor divider is coupled between the output of the regulator circuit and a reference potential terminal. The feedback voltage is provided at a connection point between the first and the second resistor.

In another development the regulator circuit further comprises a charging circuit which is coupled between the second input and the output of the regulator circuit. The charging circuit is prepared for recharging the output of the regulator circuit after completion of the generation of the decaying sending signal.

After the amplitude of the regulated voltage has decreased to approximately 0 V, the output of the regulator circuit, namely, the decoupling capacitor, has to be recharged. The recharging is controlled such that a flow of high current from the supply at the first input to the output of the regulator circuit is avoided. Typically, this charging is accomplished during the resynchronization to the carrier signal as described above.

In another development the charging circuit comprises a second transistor, a second switch and a third resistor. The second transistor has a controlled section which is coupled on one side to the second input and on the other side to the output of the regulator circuit via the third resistor. The second transistor has a control input which is connected to the second switch. The second switch is prepared to connect either the output of the comparator or the second input of the regulator circuit to the control input of the second transistor such that the second transistor is turned off

concurrently with turning off the first transistor and that the second transistor is turned on shortly before turning on the first transistor.

- 5 Due to the third resistor, charging of the output of the regulator circuit is accomplished with a higher resistance according to a charge up with limited current.

10 In an exemplary implementation, the first transistor is turned on approximately two clocks of the reproduced carrier signal after the second transistor has been turned on. This time difference amounts to approximately 115 nanoseconds.

The text below explains the proposed principle in detail
15 using exemplary embodiments with reference to the drawings. Components and circuit elements that are functionally identical or have the identical effect bear identical reference numbers. In so far as circuit parts or components correspond to one another in function, a description of them
20 will not be repeated in each of the following figures.

Fig. 1 shows signals according to ISO 14443A,

25 Fig. 2 shows a block diagram of a typical state of the art ALM device,

Fig. 3 shows signals of an RFID communication according to the state of the art in an oscilloscope screenshot,

30 Fig. 4 shows signals of an RFID communication according to a first embodiment of the proposed method,

Fig. 5 shows signals of an RFID communication according to a second embodiment of the proposed method,

Fig. 6 shows an exemplary embodiment of a transmitter circuit according to the proposed principle,

Fig. 7 shows a first exemplary embodiment of a regulator circuit according to the proposed principle,

Fig. 8 shows a second exemplary embodiment of a regulator circuit according to the proposed principle,

Fig. 9 shows signals of an RFID communication according to the embodiments of the present invention in an oscilloscope screenshot, and

Fig. 10 shows signals of an RFID communication according to the embodiments of the present invention in a comparison with state of the art solutions.

Fig. 4 shows signals of an RFID communication according to a first embodiment of the proposed method.

Different signals are depicted, each with reference to time t . The first line shows a carrier signal Sc . The second line shows a modulation of a data signal Sd with a subcarrier signal Ssc . The third line shows a sending signal $Sout$.

The carrier signal Sc is sent out by a reader device by means of emission of an electromagnetic field. It has a carrier frequency which amounts to, for example, 13.56 MHz according to the standard ISO 14443 A. The data signal Sd transports the data to be sent to the reader device. Here, the data is

coded according to Manchester code. In the second line the data signal S_d is already modulated with the subcarrier signal S_{sc} .

5 The sending signal S_{out} comprises a modulated signal S_{mod} and an inversed carrier signal S_{ic} . The modulated signal S_{mod} is achieved by modulating the data signal S_d and the subcarrier signal S_{sc} as depicted in the second line with the reproduced carrier signal S_{rc} . The modulated signal S_{mod} is synchronous
10 in phase and frequency to the carrier signal S_c which is marked by hatching in the same direction as the carrier signal S_c . In between two impulses of the subcarrier plus data signal $S_{sc} + S_d$ the inversed carrier signal S_{ic} is transmitted in the sending signal S_{out} . Portions of the
15 inversed carrier signal S_{ic} are hatched in an opposite direction compared with the hatching of the carrier signal S_c to highlight that the inversed carrier signal S_{ic} is sent in opposite phase with respect to the phase of the carrier signal S_c .

20

It can be discerned that a burst of the sending signal S_{out} starts at point in time t_0 and ends at point in time t_1 . It has four half periods of the subcarrier signal S_{sc} with the modulated signal S_{mod} and four periods which amount to half
25 the period of the subcarrier signal S_{sc} and represent the second half of this period where the inversed carrier signal S_{ic} is transmitted. This represents the emission of a bit with the value 1, for example.

30 Point in time t_1 marks the end of the burst at which a continuous decaying of the amplitude of the sending signal S_{out} starts. At point in time t_2 the amplitude of the sending signal S_{out} has reached approximately 0 V. Subsequently, a

period of silence follows in which no signals are transmitted from the transponder or ALM device to the reader device. In this time the transponder's PLL resynchronizes to the frequency and phase of the carrier signal S_c . At a point in
5 time t_3 the silence period ends and transmission of the next burst starts.

It can be seen that the second burst has a length of 8 subcarrier pulses corresponding to two data bits. This is due
10 to the Manchester code and a change of bits value from 0 to 1 to 1 to 0. Once again the second burst has half periods of the modulated signal S_{mod} interleaved with half periods of the inversed carrier signal S_{ic} according to the XOR TX mode of an active load modulation.

15

The time between points in time t_1 and t_3 in which no data is sent amounts to 64 pulses of the carrier signal S_c . Typically, 8 to 16 carrier pulses are needed for resynchronizing to the carrier signal S_c between points in
20 time t_2 and t_3 . The remaining number of carrier pulses represent the amount of time between points in time t_1 and t_2 can be used for defining the slope for the decaying sending signal S_{out} . The period between points in time t_1 and t_2 is denoted the decaying period. It has typically a duration of
25 32 to 48 pulses of the carrier signal S_c .

The end of the burst is also marked by the absence of the subcarrier plus data signal $S_{sc} + S_d$ during at least nine pulses of the carrier signal S_c .

30

By reducing the amplitude of the sending signal S_{out} gradually, a ringing on the side of the reader device can be avoided. Occurrence of receiving errors due to this ringing

is prevented and interoperability with existing readers is greatly enhanced.

Figure 5 shows signals of an RFID communication according to a second embodiment of the proposed method. This figure shows the same signals as Figure 4. However, it can be seen that transmission stops after the last impulse of the modulated signal Smod. A last period of the inversed carrier signal Sic which would occur in state of the art XOR TX mode is skipped. This also prevents errors during receiving on the side of the reader device which enhances interoperability with existing reader devices.

As the transmission is shorter, the ringing on the reader side does not cause an error in reader receiving.

Figure 6 shows an exemplary embodiment of a transmitter circuit according to the proposed principle. This transmitter circuit T represents an implementation example for the different methods proposed in this application for achieving interoperability with existing reader device infrastructure when using active load modulation according to ISO 14443 A with a bit rate of 106 kbit/s using the XOR TX mode. The depicted transmitter circuit T can be used in an ALM device as shown in Figure 2 instead of the state of the art transmitter TX.

For all possibilities described above, the transmitter circuit T comprises an equipment E1, E2, E3 for generating the decaying sending signal Sout. Besides the different equipment E1, E2 and E3 in all the below described possibilities the transmitter circuit T has a driver component Drv which provides the sending signal Sout to a

state of the art matching circuit and antenna as can be seen e.g. in Figure 2.

Furthermore, the transmitter circuit T has input terminals
5 for receiving an enabling signal Sen , the subcarrier signal modulated with the data signal $S_{sc} + S_d$, the reproduced carrier signal S_{rc} and a selection signal S_{el} . The enabling signal Sen serves for activating the transmitter circuit T. The selection signal S_{el} comprises information about the
10 protocol currently used in the ALM device, for instance the ISO 14443 A protocol with the 106 Kbit per second rate.

The transmitter circuit T further comprises a control circuit which is reused for implementing the first possibility as
15 equipment E1, a digital-to-analogue converter which is reused to implement the second possibility as equipment E2 and a regulator circuit which is reused for implementing a third possibility in the form of the equipment E3. In each of the possibilities to be described, one functional block
20 implements one of the above-described methods, whereas the remaining functional blocks work according to their traditional functionality as known to those skilled in the art.

25 The control circuit E1 provides a first control signal S_{dctl} to the digital-to-analog converter, DAC, E2. The control circuit E1 further provides a second control circuit S_{ctl} to the regulator circuit E3. The DAC E2 provides a reference voltage V_{ref} to the regulator circuit E3. The regulator
30 circuit E3 provides a regulated voltage V_{reg} as a function of the reference voltage V_{ref} . The regulated voltage V_{reg} is provided to a decoupling capacitor C1 which can be connected externally to the transmitter circuit T. The decoupling

capacitor C1 is connected with its second terminal to a reference potential terminal 10. The regulated voltage Vreg is also provided to the driver circuit Drv. The control circuit E1 implements the active load modulation and provision of the modulated signal Smod by modulating the data plus subcarrier signals Sd + Ssc onto the reproduced carrier signal Src. The driver circuit Drv provides the sending signal Sout using the regulated voltage Vreg and the signals provided by the control circuit E1.

10

According to the first possibility, the equipment E1 comprises a control circuit which is prepared for reducing a length of the sending signal Sout by suppressing transmission of a last half period of the sending signal Sout as described in Figure 5. This is achieved by evaluating the selection signal Sel, as well as the data plus subcarrier signal Sd + Ssc.

According to the second possibility, the DAC E2 provides the reference voltage Vref with a decaying amplitude under the control of the control circuit E1 by means of the first control signal Sdctl.

According to the third possibility, the regulator circuit E3 provides the regulated voltage Vreg with a decaying amplitude under control of the control circuit E1 by means of the second control signal Sctl. The control circuit E1 ensures that in this possibility the DAC E2 works according to its traditional functionality and provides the reference voltage Vref with a stable amplitude. The regulator circuit E3 output is buffered with the decoupling capacitor C1. The driver circuit Drv is supplied with this buffered regulated voltage Vreg.

The DAC E2 can also be realized by a voltage reference or a band gap circuit. When not realizing the functionality according to the second possibility described above, the DAC
5 E2 is used for generating the reference voltage V_{ref} at different levels and by this achieving a controlled output power. In the third possibility the driver circuit Drv represents an electric load to the regulator circuit E3. In order to adjust the slope of the decaying amplitude of the
10 regulated voltage V_{reg} , the capacitance value of the decoupling capacitor C1 is chosen in function of the electrical load represented by the driver circuit Drv.

Figure 7 shows a first exemplary embodiment of a regulator
15 circuit according to the proposed principle. The regulator circuit E3 is used in the transmitter circuit T of Figure 6 when the third possibility is implemented. In an ALM transponder IC the regulator is normally used for output power control. The output power control can be either manual
20 or it can be used in an automatic power control algorithm that automatically controls the power with respect to distance to the reader device.

The regulator circuit E3 comprises a first input 11 for
25 supplying the reference voltage V_{ref} which is received from the DAC as of Figure 6. The regulator circuit E3 further has a second input 12 for supplying a supply voltage V_{DD} , and an output 13 for providing the regulated voltage V_{reg} . The regulator circuit E3 also comprises a first transistor T1, a
30 first switch SW1, a comparator Cmp and a resistor divider R1, R2. The first transistor T1 has a controlled section which is coupled between the second input 12 and the output 13. It also has a control input 17 which is connected via the first

switch SW1 either to the second input 12 or to an output 16 of the comparator Cmp.

The comparator Cmp has a first input 14 which receives the
5 reference voltage Vref and a second input 15 which receives a feedback voltage Vfb. The feedback voltage Vfb is a function of the regulated voltage Vreg and is provided by means of the resistor divider R1, R2. At the output 16 of the comparator Cmp a voltage Vc is provided depending on a difference
10 between the reference voltage Vref and the feedback voltage Vfb. The resistor divider R1, R2 has a serial connection of a first and second resistor R1, R2. The first resistor R1 is coupled to the output 13 of the regulator circuit and to the second resistor R2. The second resistor R2 is coupled with
15 its second terminal to the reference potential terminal 10. A connection point between first and second resistor R1, R2 provides the feedback voltage Vfb.

The first switch SW1 is controlled by the second control
20 signal Sctl depicted in Figure 6 such that the first transistor T1 is either switched on by connecting its control input 17 to the output 16 of the comparator Cmp. In this case, the regulated voltage Vreg is supplied as a function of the reference voltage Vref. Otherwise, the first transistor
25 T1 is switched off by connecting its control input 17 to the second input 12 of the regulator circuit. In that case, the amplitude of the regulated voltage Vreg decays from its last value to approximately zero volts according to an adjustable slope during an adjustable time. The adjustment of slope and
30 time is achieved by balancing the value of the decoupling capacitor C1 with respect to the electrical load of the regulator circuit as represented by the driver circuit Drv

and subsequent matching circuit and antenna depicted in Figure 6.

As the amplitude of the regulated voltage V_{reg} supplied to the driver circuit Drv is gradually reduced, the amplitude of the sending signal S_{out} of Figure 6 also decays. By this, a ringing on the antenna of the side of the reader device is reduced and errors in receiving are prevented.

Interoperability between active load modulation transponders using the ISO 14443 106 Kbit/s variant with XOR TX mode and existing reader device infrastructure is greatly enhanced.

In order to achieve different voltage ranges, first and second resistors R_1 , R_2 can be composed of more segments and can also be variable resistors. The comparator Cmp can be realized by an operational amplifier. Instead of the reference voltage V_{ref} provided by the DAC E_2 of Figure 6, another voltage reference may be used and supplied to the first input 14 of the comparator Cmp .

Figure 8 shows a second exemplary embodiment of a regulator circuit according to the proposed principle. This embodiment basically conforms to the embodiment depicted in Figure 7.

However, the present embodiment has additional components

which are used for controlled charging of the output 13 of the regulator circuit E_3 and the decoupling capacitor C_1 after the amplitude of the regulated voltage V_{reg} has decayed 0 V. In addition to the components described under Figure 7, the regulator circuit E_3 in this embodiment comprises a charging circuit C_c with a second transistor T_2 , a second switch SW_2 and a third resistor R_3 .

The second transistor T2 has a controlled section which is coupled on one side to the second input 12 of the regulator circuit E3 and on the other side to the output 13 of the regulator circuit via the third resistor R3. The second
5 transistor T2 also has a control input 18 which is connected to the second switch SW2. Under control of the second control signal Sdctl described in Figure 6, the second switch SW2 is prepared to connect either the output 16 of the comparator Cmp or the second input 12 of the regulator circuit to the
10 control input of the second transistor T2.

Consequently, the second transistor T2 is controlled such it is switched off concurrently with the first transistor T1 during the period where the amplitude of the regulated
15 voltage Vreg decays. Subsequently, at completion of the decaying, i.e. when the regulated voltage Vreg is at 0 V, the second transistor T2 is turned on first. After a defined amount of time, the first transistor T1 is switched on, as well. The defined amount of time is about two clocks of the
20 reproduced carrier signal Src which amounts to approximately 115 nanoseconds.

The charging circuit Cc prevents the drawing of an excessive amount of current from the power supply VDD when charging up
25 the output 13 of the regulator circuit. Preferably, the second transistor T2 is implemented by a PMOS transistor. The decoupling capacitor's C1 charging current is limited. The resistance of the third resistor R3 is selected such that the regulated voltage Vreg reaches its desired value before
30 transmission of the next burst is started.

The charging circuit Cc can also be used for recharging the decoupling capacitor C1 in the second possibility described

with reference to Figure 6 where the DAC E2 is used to provide the reference voltage V_{ref} with a decaying amplitude.

Figure 9 shows signals of an RFID communication according to the embodiments of the present invention in an oscilloscope screenshot. The order of appearance of the signals in Figure 9 corresponds to the order of appearance of the signals in Figure 3. The oscilloscope screenshot of Figure 9 refers to the second and third possibilities as described in Figure 6.

The first line of the screenshot shows the sending signal S_{out} of a transponder reply at the end of the transmission burst provided according to the proposed method. The second line shows the analog signal on the reader's antenna. The third line depicts the digital signal on the reader side. The fourth line shows the RF field between reader device and transponder which is detected using a spy coil.

It can be seen that at the end of the burst at point in time T_b , the amplitude of the inversed carrier signal which is sent out by the transponder with the sending signal S_{out} is decreasing. In the second and third lines one can see that no error occurs on the side of the reader device.

When comparing with Figure 3, it can be discerned that the signal sent out by the transponder is received without errors by the reader device even when using the XOR TX mode. The additional impulse P which is detected erroneously in the state of the art as described with reference to Figure 3 has disappeared in Figure 9.

Figure 10 shows signals of an RFID communication according to the embodiments of the present invention in a comparison with

state of the art solutions. On the left hand side, the signals produced in the state of the art are presented, whereas on the right hand side, the signals provided by a transponder having the proposed transmitter circuit are depicted.

The first line shows an RF driver signal on an ALM transponder on the left. On the right, the sending signal Sout is depicted. The second line shows the corresponding signal on the transponder antenna. The third line shows the analog signal as received by the reader device.

In first and second lines at point in time t_b , the amplitude decay of the sending signal Sout and the signal at antenna can be clearly seen. As a consequence of the decaying, an additional impulse, like the impulse P on the left side in a state of the art implementation, is prohibited.

It is to be understood that any feature described in relation to any one embodiment may be used alone, or in combination with other features described, and may also be used in combination with one or more features of any other of the embodiments, or any combination of any other of the embodiments unless described as alternative. Furthermore, equivalents and modifications not described above may also be employed without departing from the scope of the invention which is defined in the accompanying claims.

Reference List

	10	reference potential terminal
	11, 12, 13, 14, 15, 16	input/output
	17, 18	control input
5	Sc, Sd, Ssc, Sic, Smod	signal
	Sout, Sen, Sel	signal
	Sdctl, Sctl	control signal
	L	antenna
	MC	matching circuit
10	RX	receiver
	TX	transmitter
	PLB	PLL block
	CTL	control
	E1, E2, E3	equipment
15	T	transmitter circuit
	Vref, Vreg, Vfb, Vc	voltage
	Drv	driver
	Cmp	comparator
	C1	decoupling capacitor
20	R1, R2, R3	resistor
	T1, T2	transistor
	t0, t1, t2, t3	point in time
	ta, tb, tc	point in time
	Cc	charging circuit
25	SW1, SW2	switch
	P	impulse

Claims

1. A method for communication using active load modulation in Radio Frequency Identification, RFID, systems
5 comprising the following steps:
receiving a carrier signal (S_c) having a carrier frequency from a reader device,
generating a modulated signal (S_{mod}) which is synchronous with the carrier signal (S_c),
10 transmitting a burst of a sending signal (S_{out}), the sending signal being a function of the modulated signal (S_{mod}), and
decaying the sending signal (S_{out}) at the end of the burst.
15
2. The method according to claim 1,
wherein the decaying comprises reducing an amplitude of the sending signal (S_{out}) according to an adjustable slope during an adjustable time.
20
3. The method according to claim 1,
wherein the decaying comprises reducing a length of the sending signal (S_{out}) by suppressing transmission of a last half period of the sending signal (S_{out}).
25
4. The method according to any of claims 1 to 3,
wherein the generating the modulated signal (S_{mod}) is achieved by digital amplitude modulation of a subcarrier signal (S_{sc}) with a data signal (S_d) and a reproduced
30 carrier signal (S_{rc}), wherein the data signal (S_d) has data to be sent to the reader device, wherein the subcarrier signal (S_{sc}) has a frequency which is an integer divider of the carrier frequency and wherein the

reproduced carrier signal (Src) is synchronous in frequency and phase to the carrier signal (Sc).

5. The method according to claim 4,
5 wherein transmitting the sending signal (Sout) comprises emitting the modulated signal (Smod) during a first half of a period of the subcarrier signal (Ssc) and emitting an inversed carrier signal (Sic) during a second half of the period of the subcarrier signal (Ssc), wherein a
10 phase of the inversed carrier signal (Sic) is inverse to a phase of the reproduced carrier signal (Src).
6. The method according to any of claims 1 to 5,
15 wherein the burst of the sending signal (Sout) comprises at least one bit of data.
7. The method according to any of claims 1 to 6 further comprising after the decaying the sending signal (Sout) synchronizing to the carrier signal (Sc) while not
20 transmitting the sending signal (Sout).
8. A transmitter circuit (T) for communication using active load modulation in Radio Frequency Identification, RFID, systems comprising an equipment (E1, E2, E3) for
25 generating a decaying sending signal (Sout).
9. The transmitter circuit (T) according to claim 8,
30 wherein the equipment (E1) comprises a control circuit which is prepared for reducing a length of the sending signal (Sout) by suppressing transmission of a last half period of the sending signal (Sout).
10. The transmitter circuit (T) according to claim 8,

wherein the equipment (E2) comprises a digital-to-analog converter which is prepared to provide a reference voltage (Vref) with a decaying amplitude to a regulator circuit in the transmitter circuit (T).

5

11. The transmitter circuit (T) according to claim 8, wherein the equipment (E3) comprises a regulator circuit with

10

a first input (11) for supplying a reference voltage (Vref),

a second input (12) for supplying a supply voltage (VDD),

15

an output (13) for providing a regulated voltage (Vreg) to an electrical load (Drv) within the transmitter circuit (T), wherein a decoupling capacitor (C1) can be connected to the output (13),

a first transistor (T1) with a controlled section which is coupled between the second input (12) and the output (13) of the regulator circuit,

20

a comparator (CMP) having a first input (14) to receive the reference voltage (Vref), a second input (15) to receive a feedback voltage (Vfb) dependent on the regulated voltage (Vreg) and an output (16) for

25

providing a voltage (Vc) as a function of a difference between the reference voltage (Vref) and the feedback voltage (Vfb), and

30

a first switch (SW1) which is coupled to a control input (17) of the first transistor (T1) in order to connect either the output (16) of the comparator (CMP) or the second input (12) of the regulator circuit to the control input (17) of the first transistor (T1), wherein the first switch (SW1) is controlled such that the first transistor (T1) is either switched on and the

regulated voltage (Vreg) is supplied as a function of the reference voltage (Vref), or the first transistor (T1) is switched off and an amplitude of the regulated voltage (Vreg) decays according to an adjustable slope during an adjustable time.

12. The transmitter circuit according to claim 11, wherein the slope of the regulated voltage (Vreg) is adjustable as a function of the decoupling capacitor (C1) and an electrical load (Drv) of the regulator circuit.

13. The transmitter circuit according to claim 11 or 12, wherein the regulator circuit further comprises a resistor divider (R1, R2) having a serial connection of a first and a second resistor (R1, R2), the resistor divider (R1, R2) being coupled between the output (13) of the regulator circuit and a reference potential terminal (10), wherein the feedback voltage (Vfb) is provided at a connection point between the first and the second resistor (R1, R2).

14. The transmitter circuit according to any of claims 11 to 13, wherein the regulator circuit further comprises a charging circuit (Cc) which is coupled between the second input (12) and the output (13) of the regulator circuit, the charging circuit (Cc) being prepared for recharging the output (13) of the regulator circuit after completion of the generating of the decaying sending signal (Sout).

15. The transmitter circuit according to claim 14,

wherein the charging circuit (Cc) comprises a second transistor (T2), a second switch (SW2) and a third resistor (R3), wherein the second transistor (T2) has a controlled section which is coupled on one side to the second input (12) and on the other side to the output (13) of the regulator circuit via the third resistor (R3), wherein the second transistor (T2) further has a control input (18) which is connected to the second switch (SW2), wherein the second switch (SW2) is prepared to connect either the output (16) of the comparator (Cmp) or the second input (12) of the regulator circuit to the control input (18) of the second transistor (T2) such that the second transistor (T2) is turned off concurrently with turning off the first transistor (T1) and that the second transistor (T2) is turned on shortly before turning on the first transistor (T1).

FIG 1




FIG 2




FIG. 3




FIG 4




FIG 5




FIG 6




FIG 7




FIG 8





FIG. 9



FIG. 10



INTERNATIONAL SEARCH REPORT

International application No

PCT/EP2016/072410

A. CLASSIFICATION OF SUBJECT MATTER

INV. H04B5/00
ADD.

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

H04B G06K H04L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

EPO-Internal, WPI Data

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2013/288599 A1 (BERNARD FREDERIC [FR] ET AL) 31 October 2013 (2013-10-31)	1-9
Y	paragraph [0002] - paragraph [0005]	10
A	paragraph [0013]	11-15
	paragraph [0018] - paragraph [0028]	
	paragraph [0062] - paragraph [0069]	
	paragraph [0086] - paragraph [0098]	
	figures 1,2	

Y	US 2009/134979 A1 (TSUKAMOTO TAKAYUKI [JP] ET AL) 28 May 2009 (2009-05-28)	10
A	paragraph [0087] - paragraph [0091]	1-9,
	figure 5	11-15

	-/-	



Further documents are listed in the continuation of Box C.



See patent family annex.

* Special categories of cited documents :

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

3 November 2016

Date of mailing of the international search report

11/11/2016

Name and mailing address of the ISA/

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040,
Fax: (+31-70) 340-3016

Authorized officer

Toumpakaris, D

INTERNATIONAL SEARCH REPORT

International application No
PCT/EP2016/072410

C(Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	WO 2015/036682 A1 (INSIDE SECURE [FR]) 19 March 2015 (2015-03-19)	1,3-9
A	page 1, line 6 - line 13 page 2, line 22 - line 29 page 4, line 13 - line 25 page 6, line 24 - line 29 page 11, line 14 - page 13, line 2 -----	2,10-15
A	US 2014/378053 A1 (CLARKE DAVID S [GB]) 25 December 2014 (2014-12-25) the whole document -----	1-15

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No

PCT/EP2016/072410

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2013288599	A1	31-10-2013	CA 2752757 A1 21-03-2012
			CN 102411698 A 11-04-2012
			EP 2431925 A1 21-03-2012
			EP 2625653 A2 14-08-2013
			ES 2421618 T3 04-09-2013
			ES 2531200 T3 11-03-2015
			FR 2965082 A1 23-03-2012
			KR 20120030985 A 29-03-2012
			US 2012071089 A1 22-03-2012
			US 2013288599 A1 31-10-2013
			US 2016308584 A1 20-10-2016
			WO 2012038664 A2 29-03-2012
US 2009134979	A1	28-05-2009	JP 5155642 B2 06-03-2013
			JP 2009130896 A 11-06-2009
			US 2009134979 A1 28-05-2009
WO 2015036682	A1	19-03-2015	CN 105659258 A 08-06-2016
			EP 3044736 A1 20-07-2016
			FR 3010817 A1 20-03-2015
			US 2016197718 A1 07-07-2016
			WO 2015036682 A1 19-03-2015
US 2014378053	A1	25-12-2014	CN 103117778 A 22-05-2013
			EP 2582063 A2 17-04-2013
			HK 1182543 A1 31-07-2015
			KR 20130039666 A 22-04-2013
			TW 201316707 A 16-04-2013
			US 2013095752 A1 18-04-2013
			US 2014378053 A1 25-12-2014