

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
6 August 2009 (06.08.2009)

PCT

(10) International Publication Number
WO 2009/097214 A1

- (51) International Patent Classification:
H01L 21/44 (2006.01)
- (21) International Application Number:
PCT/US2009/031700
- (22) International Filing Date: 22 January 2009 (22.01.2009)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:
12/021,316 29 January 2008 (29.01.2008) US
- (71) Applicant (for all designated States except US): **INTERNATIONAL BUSINESS MACHINES CORPORATION** [US/US]; New Orchard Road, Armonk, NY 10504 (US).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): **YANG, Chih-chao** [US/US]; 29 Windham Hill Road, Glenmont, NY 12077 (US). **EDELSTEIN, Daniel, C.** [US/US]; 15 Charlotte Street, White Plains, NY 10606 (US). **MCFEELY, Fenton, R.** [US/US]; 25 Donald Lane, Ossining, NY 10562 (US).
- (74) Agent: **SCHNURMANN, H., Daniel**; International Business Machines Corporation, Bldg. 321-m/d 482, 2070 Route 52, Hopewell Junction, NY 12533 (US).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).
- Published:
— with international search report



WO 2009/097214 A1

(54) Title: NOBLE METAL CAP FOR INTERCONNECT STRUCTURES

(57) Abstract: An interconnect structure that includes a dielectric material (52) having a dielectric constant of about 3.0 or less is provided. This low k dielectric material has at least one conductive material (60) having an upper surface embedded therein. The dielectric material also has a surface layer that is made hydrophobic (52B) prior to the formation of the noble metal cap (62). The noble metal cap is located directly on the upper surface of the at least one conductive material. Because of the presence of the hydrophobic surface layer on the dielectric material, the noble metal cap does not substantially extend onto the hydrophobic surface layer of the dielectric material that is adjacent to the at least one conductive material and no metal residues from the noble metal cap deposition form on this hydrophobic dielectric surface.

NOBLE METAL CAP FOR INTERCONNECT STRUCTURES

Field of the Invention

[0001] The present invention relates to a semiconductor interconnect structure, and a method of fabricating the same. More particularly, the present invention relates to a semiconductor interconnect structure having enhanced electromigration (EM) reliability in which the selectivity of the noble metal cap to a surface of a conductive material that is embedded within a low dielectric constant k dielectric material is enhanced.

Background of the Invention

[0002] Generally, semiconductor devices include a plurality of circuits that form an integrated circuit (IC) fabricated on a semiconductor substrate. A complex network of signal paths will normally be routed to connect the circuit elements distributed on the surface of the substrate. Efficient routing of these signals across the device requires formation of multilevel or multilayered schemes, such as, for example, single or dual damascene wiring structures. The wiring structure typically includes copper, Cu, since Cu based interconnects provide higher speed signal transmission between large numbers of transistors on a complex semiconductor chip as compared with aluminum, Al, based interconnects.

[0003] Within a typical interconnect structure, metal vias run perpendicular to the semiconductor substrate and metal lines run parallel to the semiconductor substrate. Further enhancement of the signal speed and reduction of signals in adjacent metal lines (known as “crosstalk”) are achieved in today’s IC product chips by embedding the metal lines and metal vias (e.g., conductive features) in a dielectric material having a dielectric constant of less than 4.0.

[0004] In semiconductor interconnect structures, electromigration (EM) has been identified as one metal failure mechanism. EM is one of the worst reliability concerns for very large scale

integrated (VLSI) circuits and manufacturing since the 1960's. The problem not only needs to be overcome during the process development period in order to qualify the process, but it also persists through the lifetime of the chip. Voids are created inside the metal conductors of an interconnect structure due to metal ion movement caused by the high density of current flow.

[0005] Although the fast diffusion path in metal interconnects varies depending on the overall integration scheme and materials used for chip fabrication, it has been observed that metal atoms, such as Cu atoms, transported along the metal/post planarized dielectric cap interface play an important role on the EM lifetime projection. The EM initial voids first nucleate at the metal/dielectric cap interface and then grow in the direction to the bottom of the interconnect, which eventually results in a circuit dead opening.

[0006] FIGS. 1A-1D are pictorial representations of a prior art interconnect structure at various stages of an EM failure. In these drawings, reference numeral 12 denotes the dielectric cap, and reference numeral 10 denotes the metal interconnect feature; all other components of the prior art interconnect structure are not labeled to avoid obscuring the EM problem. FIG. 1A is at an initial stress stage. FIG. 1B is at a time when void 14 nucleation initiates at the metal interconnect feature 10/dielectric cap 12 interface. FIG. 1C is at a time when the void 14 grows towards the bottom of the conductive feature 10, and FIG. 1D is at a time in which the void 14 growth crosses the metal interconnect feature 10 causing a circuit dead opening.

[0007] It has been demonstrated that by replacing the Cu/dielectric interface with a Cu/metal interface can enhance electromigration resistance by greater than 100x. Prior art metal caps are typically comprised of a Co-containing alloy such as, for example, CoWP, which is selectively deposited atop of the Cu conductor region of the interconnect structure. One problem with utilizing such selective deposited metal caps is that some of the metal cap extends onto the adjoining surface of the interconnect dielectric material and, as such, electrical shorts between adjacent interconnects may arise. This is seen, for example, in FIG. 2 wherein reference numeral 20 denotes a dielectric material, reference numeral 22 denotes a conductive material embedded

within the dielectric material 20, reference numeral 24 denotes a Co-containing alloy metal cap, and reference numeral 25 denotes metal residues from the Co-containing alloy cap process.

[0008] In addition to the above, it is known to provide a metal cap directly on the surface of an interconnect conductive material, such as, for example, Cu, by recessing the interconnect conductive material below a surface of the interconnect dielectric material. Such a structure is shown, for example, in FIG. 3. In this figure, reference numeral 20 denotes the interconnect dielectric material, reference numeral 22 denotes the interconnect conductive material embedded within the dielectric material 20, reference numeral 23 denotes a dielectric cap, and reference numeral 24 denotes the metal cap. Although this prior art recess process provides a metal cap that is located only on a surface of the recessed conductive material, such a process is problematic since there is high process cost associated therewith.

[0009] It is also worth mentioning that during a clean in dilute hydrofluoric acid, which is generally used to clean the surface of the interconnect dielectric material, corrosion of metal caps may occur. This is particularly observed when CoWP is used as the metal cap material.

[0010] In view of the above, there is a need for providing an interconnect structure which avoids a circuit dead opening caused by EM failure as well as electrical shorts between adjacent interconnect structures which are typically exhibited when prior art selectively deposited Co-containing metal caps are employed.

Summary of the Invention

[0011] The present invention provides a circuit interconnect structure that has improved EM reliability. The present invention also provides an interconnect structure in which electrical shorts between adjacent interconnect structures is avoided. The present invention also provides an interconnect structure that has better reliability and technology extendibility for the semiconductor industry.

[0012] In particular, the present invention provides an interconnect structure in which a noble metal-containing cap layer is present directly on a non-recessed surface of a conductive material which is embedded within a low k dielectric material. The term “low k” is used throughout this application to denote an interconnect dielectric material having a dielectric constant of about 3.0 or less. Applicants have determined that by forming a hydrophobic surface layer on an exposed surface of a low k dielectric material prior to metal cap formation provides a means for controlling the selective formation of the metal cap directly on the non-recessed surface of a conductive material. That is, the selective formation of the metal cap directly on the non-recessed surface of a conductive material is enhanced since the formation rate of the metal cap on the non-recessed surface of a conductive material is greater than on the hydrophobic surface layer of the low k dielectric material.

[0013] In general terms, the interconnect structure of the present invention comprises:

a dielectric material having a dielectric constant of about 3.0 or less, said dielectric material having a hydrophobic surface layer and at least one conductive material having an upper surface embedded within said dielectric material; and

a noble metal cap located directly on said upper surface of said at least one conductive material, said noble metal cap does not substantially extend onto said hydrophobic surface layer of said dielectric material that is adjacent to said at least one conductive material and no noble metal residues are present on the hydrophobic surface layer of said dielectric material.

[0014] The phrase “substantially does not extend” is used in the present invention to denote that no or minimal net noble metal noble metal is deposited on the low k dielectric material because of the presence of the hydrophobic surface layer on the dielectric material. The minimal extension of the noble metal cap onto the hydrophobic surface layer of the dielectric material is less than 5Å. Also, there is no “residues” from the noble metal cap deposition on the hydrophobic surface layer of the dielectric material. By “residues” it is meant that no fragments of noble metal material form on the dielectric material surface.

[0015] The dielectric material which is present in the inventive interconnect structure may be any interconnect dielectric material having a dielectric constant of about 3.0 or less.

Illustratively, the dielectric material employed in the present invention comprises a silsesquioxane, a C doped oxide (i.e., an organosilicate) that includes at least atoms of Si, C, O and H, a thermosetting polyarylene ether, or multilayers thereof. The dielectric material may be porous, non-porous or contain regions and/or surfaces that are porous and other regions and/or surfaces that are non-porous.

[0016] The hydrophobic surface layer that is present on the dielectric material is formed in the present invention by treating the dielectric material with a hydrogen-containing plasma or, more preferably by thermal treatment in a hydrogen-containing ambient. The hydrophobic surface layer has a depth, as measured from the top surface of the dielectric material into the interior of the dielectric material, of about 2 nm or less. Typically, the hydrophobic surface layer has a depth from about 1 to about 0.2 nm into the interior of the dielectric material.

[0017] The conductive material which forms an embedded conductive region within the interconnect structure includes any material that has the ability to transfer electricity. Examples of conductive material that can be present in the conductive region include, for example, polySi, a conductive metal, a conductive metal alloy, a conductive metal silicide or combinations and multilayers thereof. In one embodiment of the present invention, the conductive material includes a conductive metal such as, for example, Cu, W, and/or Al. In a highly preferred embodiment of the present invention, the conductive material includes a Cu-containing conductive material such as, for example, Cu, or a Cu alloy (such as AlCu).

[0018] The conductive material is typically separated from the dielectric material by a diffusion barrier. The diffusion barrier prevents diffusion of the conductive material into the dielectric material. Examples of diffusion barriers that can be present within the conductive region include, for example, Ta, TaN, Ti, TiN, Ru, RuN, RuTa, RuTa_n, IrTa, IrTa_n, W, WN or combinations and multilayers thereof.

[0019] The conductive material may be present within a via opening, a line opening, a combined via and line opening or any combination thereof.

[0020] The term “noble metal” when referring to the cap located atop the at least one conductive material includes any metal that is resistant to corrosion or oxidation. The preferred noble metals that can be used in the present invention are selected from the group consisting of Ru, Ir, Rh, Pt and alloys thereof. More preferably, the noble metal employed as the noble metal cap comprises Ru or a Ru alloy.

[0021] In the present invention, the upper surface of the at least one conductive material is substantially coplanar with the hydrophobic surface layer of the interconnect dielectric material. That is, the present invention provides structures in which the conductive material is non-recessed.

[0022] In addition to the interconnect structure mentioned above, the present invention also provides a method of fabricating the same. With respect to the inventive method, the applicants have determined that improved selectivity of noble deposition onto the conductive material instead of the dielectric material can be obtained if the dielectric material including the embedded conductive material is treated to form a hydrophobic surface layer prior to the formation of the noble metal cap. The hydrophobic surface layer can be formed on the dielectric material by treating the dielectric material with a hydrogen-containing plasma or, more preferably by thermal treatment in a hydrogen-containing ambient.

[0023] In general terms, the inventive method includes:

providing a dielectric material having a dielectric constant of about 3.0 or less, said dielectric material having at least one conductive material having an upper surface embedded within said dielectric material;

forming a hydrophobic surface layer on exposed surfaces of the dielectric material; and

forming a noble metal cap directly on said upper surface of said at least one conductive material, said noble metal cap does not substantially extend onto said hydrophobic surface layer of said dielectric material that is adjacent to said at least one conductive material, said noble metal cap forming does not result in noble metal residues on the hydrophobic surface layer of said dielectric material.

Brief Description of the Drawings

[0024] FIGS. 1A-1D are pictorial representations (through cross sectional views) illustrating the formation of a circuit dead opening in a prior art interconnect structure which is caused by EM failure.

[0025] FIG. 2 is a prior art interconnect structure including a Co-containing alloy metal cap located atop a conductive material that is embedded with a dielectric material, and metal residues from the Co-containing alloy cap process are present on the dielectric surface.

[0026] FIG. 3 is a pictorial representation of a prior art interconnect structure including a recessed conductive material embedded within a dielectric material.

[0027] FIGS. 4A-4F illustrate an interconnect structure through various processing steps of the present invention.

Detailed Description of the Invention

[0028] The present invention, which provides an interconnect structure having enhanced electromigration (EM) reliability without degrading circuit short yield and a method of forming the same, will now be described in greater detail by referring to the following discussion and drawings that accompany the present application. It is noted that the drawings of the present application are provided for illustrative purposes only and, as such, the drawings are not drawn to scale.

[0029] In the following description, numerous specific details are set forth, such as particular structures, components, materials, dimensions, processing steps and techniques, in order to provide a thorough understanding of the present invention. However, it will be appreciated by one of ordinary skill in the art that the invention may be practiced without these specific details. In other instances, well-known structures or processing steps have not been described in detail in order to avoid obscuring the invention.

[0030] It will be understood that when an element as a layer, region or substrate is referred to as being “on” or “over” another element, it can be directly on the other element or intervening elements may also be present. In contrast, when an element is referred to as being “directly on” or “directly over” another element, there are no intervening elements present. It will also be understood that when an element is referred to as being “connected” or “coupled” to another element, it can be directly connected or coupled to the other element or intervening elements may be present. In contrast, when an element is referred to as being “directly connected” or “directly coupled” to another element, there are no intervening elements present.

[0031] As stated above, the present invention provides an interconnect structure that includes a dielectric material having a dielectric constant of about 3.0 or less. This low k dielectric material has at least one conductive material having an upper surface embedded therein. The dielectric material also has a surface layer that is made hydrophobic prior to the formation of the noble metal cap. The noble metal cap is located directly on the upper surface of the at least one conductive material. Because of the presence of the hydrophobic surface layer on the dielectric material, the noble metal cap does not substantially extend onto the hydrophobic surface layer of the dielectric material that is adjacent to the at least one conductive material and no metal residues from the noble metal cap deposition form on this hydrophobic dielectric surface.

[0032] The present also provides a method of fabricating such an interconnect structure in which exposed surfaces of a dielectric material including at least one conductive material embedded therein are made hydrophobic prior to the formation of the noble metal cap. The hydrophobic

surface layer within the dielectric material is achieved in the present invention by treating the dielectric material with a hydrogen-containing plasma or, more preferably by thermal treatment in a hydrogen-containing ambient. Such a treatment occurs after formation of the at least one conductive material embedded within the dielectric material, but prior to the formation of the noble metal cap.

[0033] Reference is now made to FIGS. 4A-4F which are pictorial representations (through cross sectional views) illustrating one exemplary interconnect structure of the present invention through various processing steps. Specifically, FIG. 4A illustrates an initial structure 50 that can be employed in the present invention in fabricating the inventive interconnect structure. The initial structure 50 includes a dielectric material 52 having a pad stack 54 located on an upper surface thereof.

[0034] It is noted that the initial structure 50 is typically located upon a substrate (not shown in the drawings of the present application). The substrate may comprise a semiconducting material, an insulating material, a conductive material or any combination including multilayers thereof. When the substrate is comprised of a semiconducting material, any semiconductor such as Si, SiGe, SiGeC, SiC, Ge alloys, GaAs, InAs, InP and other III/V or II/VI compound semiconductors may be used. In addition to these listed types of semiconducting materials, the present invention also contemplates cases in which the semiconductor substrate is a layered semiconductor such as, for example, Si/SiGe, Si/SiC, silicon-on-insulators (SOIs) or silicon germanium-on-insulators (SGOIs).

[0035] When the substrate is an insulating material, the insulating material can be an organic insulator, an inorganic insulator or a combination thereof including multilayers. When the substrate is a conducting material, the substrate may include, for example, polySi, an elemental metal, alloys of elemental metals, a metal silicide, a metal nitride or combinations thereof including multilayers. When the substrate comprises a semiconducting material, one or more semiconductor devices such as, for example, complementary metal oxide semiconductor (CMOS) devices can be fabricated thereon.

[0036] When the substrate comprises a combination of an insulating material and a conductive material, the substrate may represent a first interconnect level of a multilayered interconnect structure.

[0037] The dielectric material 52 of the initial structure 50 comprises any interlevel or intralevel dielectric including inorganic dielectrics or organic dielectrics. The dielectric material 52 may be porous, non-porous or contain regions and/or surfaces that are porous and other regions and/or surfaces that may be non-porous. Some examples of suitable dielectrics that can be used as the dielectric material 52 include, but are not limited to: silsesquioxanes, C doped oxides (i.e., organosilicates) that include atoms of Si, C, O and H, thermosetting polyarylene ethers, or multilayers thereof. The term “polyarylene” is used in this application to denote aryl moieties or inertly substituted aryl moieties which are linked together by bonds, fused rings, or inert linking groups such as, for example, oxygen, sulfur, sulfone, sulfoxide, carbonyl and the like.

[0038] The dielectric material 52 typically has a dielectric constant that is about 3.0 or less, with a dielectric constant of about 2.8 or less being even more typical. All dielectric constants mentioned herein are relative to a vacuum, unless otherwise noted. These dielectrics generally have a lower parasitic cross talk as compared with dielectric materials that have a higher dielectric constant than 4.0. The thickness of the dielectric material 52 may vary depending upon the dielectric material used as well as the exact number of dielectric layers within the dielectric material 52. Typically, and for normal interconnect structures, the dielectric material 52 has a thickness from about 50 to about 1000 nm.

[0039] The dielectric material 52 is formed utilizing any conventional deposition process including, but not limited to: chemical vapor deposition (CVD), plasma enhanced chemical vapor deposition (PECVD), evaporation, chemical solution deposition and spin-on coating.

[0040] After forming the dielectric material 52, pad stack 54 is formed on an exposed upper surface of dielectric material 52. The pad stack 54 comprises an oxide, nitride, oxynitride or

multilayers thereof (e.g., a pad stack comprising a pad oxide and a pad nitride). The pad stack 54 typically comprises a semiconductor oxide, semiconductor nitride and/or a semiconductor oxynitride. Preferably, the pad stack 54 comprises an oxide of silicon and/or a nitride of silicon.

[0041] In some embodiments, the pad stack 54 may be formed utilizing any conventional deposition process including, for example, CVD, PECVD, evaporation, chemical solution deposition, physical vapor deposition (PVD) and atomic layer deposition. In other embodiments, the pad stack 54 is formed by a thermal process such as, for example, a thermal oxidation, a thermal nitridation and/or a thermal oxynitridation process. In yet other embodiments, the pad stack 54 is formed utilizing a combination of deposition and thermal processes.

[0042] The thickness of the pad stack 54 may vary depending on the number of materials within the pad stack itself as well as the technique that was used in forming the same. Typically, the pad stack 54 has a thickness from about 10 to about 80 nm.

[0043] After forming the initial structure 50 shown in FIG. 4A, at least one opening 56 is formed into the dielectric material 52 utilizing the pad stack 54 as a pattern mask. The resultant structure including the at least one opening 56 is shown, for example, in FIG. 4B. The at least one opening 56 may include a via opening, a line opening, a combined via and line opening, or any combinations thereof. In the drawings, three line openings are shown by way of a non-limiting example.

[0044] The at least one opening 56 is formed utilizing conventional lithography and etching. The lithographic step includes forming a photoresist (organic, inorganic or hybrid) atop the pad stack 54 utilizing a conventional deposition process such as, for example, CVD, PECVD and spin-on coating. Following formation of the photoresist, the photoresist is exposed to a desired pattern of radiation. Next, the exposed photoresist is developed utilizing a conventional resist development process.

[0045] After the development step, an etching step is performed to transfer the pattern from the patterned photoresist into first the pad stack 54 and then the dielectric material 52. The patterned photoresist is typically removed from the surface of the structure after transferring the pattern into the pad stack 54 utilizing a conventional resist stripping process such as, for example, ashing. The etching step used in forming the at least one opening 56 comprises a dry etching process (including reactive ion etching, ion beam etching, plasma etching or laser ablation), a wet chemical etching process or any combination thereof. Typically, reactive ion etching is used to form the at least one opening 56.

[0046] Next, and as shown in FIG. 4C, a diffusion barrier 58 and a conductive material 60 are formed into each of the at least one openings 56. The diffusion barrier 58 comprises Ta, TaN, Ti, TiN, Ru, RuN, RuTa, RuTaN, IrTa, IrTaN, W, WN or any other material that can serve as a barrier to prevent conductive material from diffusing there through. The thickness of the diffusion barrier 58 may vary depending on the deposition process used as well as the material employed. Typically, the diffusion barrier 58 has a thickness from about 4 to about 40 nm, with a thickness from about 7 to about 20 nm being more typical.

[0047] The diffusion barrier 58, which is located between the conductive material 60 and the dielectric material 52 is formed by any conventional deposition process including, for example, ALD, PEALD, CVD, PECVD, PVD, sputtering and plating.

[0048] The conductive material 60 used in forming the conductive region of the interconnect structure includes, for example, polySi, a conductive metal, an alloy comprising at least one conductive metal, a conductive metal silicide or combinations thereof. Preferably, the conductive material 60 that is used in forming the conductive region is a conductive metal such as Cu, W or Al, with Cu or a Cu alloy (such as AlCu) being highly preferred in the present invention.

[0049] The conductive material 60 is formed into each of the openings 56 that are lined with the diffusion barrier 58 utilizing any conventional deposition process including, for example, CVD,

PECVD, PVD, sputtering, plating, chemical solution deposition and electroless plating. After deposition of the conductive material 60, the structure is subjected to a planarization process such as, for example, chemical mechanical polishing (CMP) and/or grinding. The planarization process provides a planar structure such as is shown in FIG. 4C in which the upper surfaces of the dielectric material 52, the diffusion barrier 58 and the conductive material 60 are substantially coplanar with each other. It is noted that during the planarization process, the remaining pad stack 54 is removed from the structure.

[0050] In some embodiments of the invention, and as shown in FIG. 4C, oxide and organic particles, which are resulted from CMP slurry, denoted as reference numeral 61 can be formed on the surface of the conductive material. The presence of oxide and organic particles 61 is undesirable in an interconnect structure since the same may degrade the adhesion between conductive material 60 and the capping layer 62, FIG. 4E. Good adhesion between the conductive material 60 and the capping layer 62 is required for good electromigration resistance. More important, the presence of oxide and organic particles 61 are undesirable in an interconnect structure since the same may degrade the selectivity of noble cap deposition between the conductive material 60 surface and the dielectric material 52 surface. For improved selectivity, a clean conductive material 60 surface is required.

[0051] It is also worth mentioning that the surface (designed by reference numeral 52A) of the dielectric material 52 is hydrophilic at this point of the present invention.

[0052] Next, and as shown in FIG. 4D, the oxide and organic particles 61 can be removed from the surface of the conductive material 60 at the same time as creating a hydrophobic surface layer 52B within the exposed portions of the dielectric material 52 not including conductive material 60 or diffusion barrier 58. The hydrophobic surface layer 52B that is present on the dielectric material 52 is formed in the present invention by treating the dielectric material 52 with a hydrogen-containing plasma or, more preferably by thermal treatment in a hydrogen-containing ambient. Details concerning each of these treatments will be provided herein below.

The hydrophobic surface layer 52B has a depth as measured from the top surface of the dielectric material 52 into the interior of the dielectric material, of about 2 nm or less. Typically, the hydrophobic surface layer 52B has a depth from about 1 to about 0.2 nm into the interior of the dielectric material.

[0053] When a hydrogen-containing plasma is employed in the present invention to form the hydrophobic surface layer in the dielectric layer, any hydrogen-containing source can be used in generating a plasma including hydrogen. Examples of such hydrogen-containing sources include, but are not limited to NH_3 and H_2 . The hydrogen-containing source may be used alone or admixed with an inert gas such as, for example, He, Ar, Ne and mixtures thereof. As such, the hydrogen-containing plasma may contain a plasma including 100% hydrogen or the hydrogen content in the plasma may be in a range from about 2% up to 100% hydrogen. When an admixture of a hydrogen-containing source and an inert gas is employed in generating the plasma, the hydrogen is preferably contained in an amount of from about 2% to about 90%, with a hydrogen content of from about 20% to about 70% being more typical. The hydrogen-containing plasma is generated utilizing any conventional method (and/or apparatus) that is capable of generating a plasma.

[0054] Plasma treatment is performed at a temperature from about 100 to about 450 °C, with a temperature from about 150 to about 300 °C being more preferred. The duration of plasma treatment may vary depending on the dielectric material being treated. Typically, plasma treatment is performed for a time period from about 10 seconds to about 5 minutes, with a duration of plasma treatment from about 30 seconds to about 2 minutes being more preferred.

[0055] When thermal treating is used in generating the hydrophobic surface layer within the dielectric material, any hydrogen-containing source can be used. Examples of such hydrogen-containing sources include, but are not limited to NH_3 and H_2 . The hydrogen-containing source may be used alone or admixed with an inert gas such as, for example, He, Ar, Ne and mixtures thereof. As such, the hydrogen-containing ambient may contain 100% hydrogen or the hydrogen may be in a range from about 2% up to 100% hydrogen. When an admixture of a hydrogen-

containing source and an inert gas is employed, the hydrogen is preferably contained in an amount of from about 2% to about 90%, with hydrogen content of from about 20% to about 70% being more typical.

[0056] Thermal treating in a hydrogen-containing treatment is performed at a temperature from about 100 to about 450 °C, with a temperature from about 150 to about 300 °C being more preferred. The duration of thermal treatment may vary depending on the dielectric material being treated. Typically, thermal treatment in a hydrogen-containing ambient is performed for a time period from about 10 seconds to about 5 minutes, with a duration of thermal treatment from about 30 seconds to about 2 minutes being more preferred.

[0057] Next, and as is shown in FIG. 4E, a noble metal cap 62 is selectively formed atop the conductive material 60; some of the noble metal cap 62 may extend onto the surface of the diffusion barrier 58, but little or none of the noble metal cap 62 extends onto the hydrophobic surface layer 52B of the dielectric material 52 that is laterally adjacent to said conductive material 60. None of the noble metal cap 62 (or residues thereof) are deposited (or form) on the dielectric material 52 surface.

[0058] The term “noble metal” when referring to the cap 62 located atop the at least one conductive region (i.e., conductive material 60) includes any metal that is resistant to corrosion or oxidation. The preferred noble metals that can be used in the present invention are selected from the group consisting of Ru, Ir, Rh, Pt and alloys thereof. More preferably, the noble metal employed as the noble metal cap comprises Ru or a Ru alloy. In some embodiments, the noble metal cap 62 is comprised of a multilayered noble metal or noble metal alloy stack.

[0059] The thickness of the noble metal cap 62 may vary depending on the type of noble metal present in the cap, the deposition technique and conditions used as well as the number of noble metals within the cap. Typically, the noble metal cap 62 has a thickness from about 1 to about 100 Å, with a thickness from about 5 to about 50 Å being more highly preferred.

[0060] The noble metal cap 62 is formed utilizing a low temperature deposition process including, for example, CVD, PECVD, low pressure CVD and ALD. By “low temperature”, it is meant a deposition temperature of about 300°C or less, with a deposition temperature between 150°C and 250°C being even more preferred.

[0061] After selectively forming the noble metal cap 62 onto conductive material 60, a dielectric capping layer 64 is formed across the entire structure shown in FIG. 4E. The resultant structure including the dielectric capping layer 64 is shown, for example, in FIG. 4F. The dielectric capping layer 64 comprises any suitable dielectric capping material such as, for example, SiC, Si₃N₄, SiO₂, a carbon doped oxide, a nitrogen and hydrogen doped silicon carbide SiC(N,H) or multilayers thereof.

[0062] The thickness of the dielectric capping layer 64 may vary depending on the technique used to form the same as well as the material make-up of the layer. Typically, the dielectric capping layer 64 has a thickness from about 15 to about 100 nm, with a thickness from about 25 to about 45 nm being more typical.

[0063] The dielectric capping layer 64 is formed utilizing any conventional deposition process including, for example, CVD, PECVD, evaporation, spin-on coating, chemical solution deposition and PVD.

[0064] While the present invention has been particularly shown and described with respect to preferred embodiments thereof, it will be understood by those skilled in the art that the foregoing and other changes in forms and details may be made without departing from the spirit and scope of the present invention. It is therefore intended that the present invention not be limited to the exact forms and details described and illustrated, but fall within the scope of the appended claims of the invention.

Industrial Applicability

[0065] The present invention finds industrial applicability in the design and fabrication of a circuit interconnect structure having improved electromigration reliability and technology extendibility for the semiconductor industry. It is particularly adaptable to integrated circuit chips used in a large variety of electronic and electrical apparatus in the computer and communication fields.

Claims

What is claimed is:

1. An interconnect structure comprising:

a dielectric material (52) having a dielectric constant of about 3.0 or less, said dielectric material having a hydrophobic surface layer (52B) and at least one conductive material (60) having an upper surface embedded within said dielectric material; and

a noble metal cap (62) located directly on said upper surface of said at least one conductive material, said noble metal cap does not substantially extend onto said hydrophobic surface layer of said dielectric material that is adjacent to said at least one conductive material and no noble metal residues are present on the hydrophobic surface layer of said dielectric material.

2. The interconnect structure of Claim 1 wherein an upper surface of said at least one conductive material is substantially coplanar with said hydrophobic surface layer of said dielectric material.

3. The interconnect structure of Claim 1 wherein said noble metal cap is selected from the group consisting of Ru, Ir, Rh, Pt and alloys thereof.

4. The interconnect structure of Claim 3 wherein said noble metal cap comprises Ru or a Ru alloy.

5. The interconnect structure of Claim 1 further comprising a dielectric capping layer (64) located atop said dielectric material (52) and said noble metal cap (62).

6. An interconnect structure comprising:

a dielectric material (52) having a dielectric constant of about 3.0 or less, said dielectric material having a hydrophobic surface layer (52B) and at least one Cu-containing conductive material having an upper surface embedded within said dielectric material; and

a Ru-containing noble metal cap (62) located directly on said upper surface of said at least one Cu-containing conductive material, said Ru-containing noble metal cap does not substantially extend onto said hydrophobic surface layer (52B) of said dielectric material that is adjacent to said at least one Cu-containing conductive material and no Ru-containing noble metal residues are present on the hydrophobic surface layer of said dielectric material.

7. The interconnect structure of Claim 6 wherein an upper surface of said at least one Cu-containing conductive material is substantially coplanar with said hydrophobic surface layer of said dielectric material.

8. The interconnect structure of Claim 6 further comprising a dielectric capping layer located atop said dielectric material and said noble metal cap.

9. A method of forming an interconnect structure comprising:

providing a dielectric material (52) having a dielectric constant of about 3.0 or less, said dielectric material having at least one conductive material (60) having an upper surface embedded within said dielectric material;

forming a hydrophobic surface layer (52B) on exposed surfaces of the dielectric material;
and

forming a noble metal cap (62) directly on said upper surface of said at least one conductive material, said noble metal cap does not substantially extend onto said hydrophobic surface layer (52B) of said dielectric material that is adjacent to said at least one conductive material, said noble metal cap forming does not result in noble metal residues on the hydrophobic surface layer of said dielectric material.

10. The method of Claim 9 wherein said forming a noble metal cap includes a chemical deposition process that is performed at a temperature of about 300°C or less.
11. The method of Claim 10 wherein said chemical deposition process includes a chemical vapor deposition process or atomic layer deposition.
12. The method of Claim 9 wherein an upper surface of said at least one conductive material is substantially coplanar with said hydrophobic surface layer of said dielectric material.
13. The method of Claim 9 further comprising forming a dielectric capping layer located atop said dielectric material and said noble metal cap.
14. The method of Claim 9 wherein said forming a noble metal cap includes selecting one of Ru, Ir, Rh, Pt and alloys thereof.
15. The method of Claim 9 wherein said forming a hydrophobic surface layer on exposed surfaces of the dielectric material includes thermal treating in a hydrogen-containing ambient.
16. The method of Claim 15 wherein said thermal treating is performed at a temperature from about 100 °C to about 450 °C.
17. The method of Claim 15 wherein said hydrogen-containing ambient includes from about 2% to about 100% hydrogen.
18. The method of Claim 9 wherein said forming a hydrophobic surface layer on exposed surfaces of the dielectric material includes plasma treating in a hydrogen-containing plasma.
19. The method of Claim 18 wherein said hydrogen-containing plasma includes from about 2% to about 100% hydrogen.

20. A method of fabricating an interconnect structure comprising:

providing a dielectric material (52) having a dielectric constant of about 3.0 or less, said dielectric material having at least one conductive material (60) having an upper surface embedded within said dielectric material;

forming a hydrophobic surface layer (52B) on exposed surfaces of the dielectric material by thermal treating in a hydrogen-containing ambient; and

forming a noble metal cap (62) directly on said upper surface of said at least one conductive material, said noble metal cap does not substantially extend onto said hydrophobic surface layer of said dielectric material that is adjacent to said at least one conductive material, said noble metal cap forming does not result in noble metal residues on the hydrophobic surface layer of said dielectric material.

21. The method of Claim 20 wherein said forming a noble metal cap includes a chemical deposition process that is performed at a temperature of about 300°C or less.

22. The method of Claim 20 wherein said chemical deposition process includes a chemical vapor deposition process or atomic layer deposition.

23. The method of Claim 20 wherein an upper surface of said at least one conductive material is substantially coplanar with said hydrophobic surface layer of said dielectric material.

24. The method of Claim 20 further comprising forming a dielectric capping layer located atop said dielectric material and said noble metal cap.

25. The method of Claim 20 wherein said forming a noble metal cap includes selecting one of Ru, Ir, Rh, Pt and alloys thereof.




FIG. 1B (PRIOR ART)




FIG. 1D (PRIOR ART)




FIG. 1A (PRIOR ART)




FIG. 1C (PRIOR ART)




FIG. 2 (PRIOR ART)




FIG. 3 (PRIOR ART)




FIG. 4A




FIG. 4B




FIG. 4C




FIG. 4D




FIG. 4E




FIG. 4F

INTERNATIONAL SEARCH REPORT

International application No.

PCT/US 09/31700

A. CLASSIFICATION OF SUBJECT MATTER IPC(8) - H01L 21/44 (2009.01) USPC - 438/687; 257/761 According to International Patent Classification (IPC) or to both national classification and IPC		
B. FIELDS SEARCHED Minimum documentation searched (classification system followed by classification symbols) IPC(8) - H01L 21/44 (2009.01) USPC - 438/687; 257/761 Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched USPC - 438/687, 622, 650; 257/761, E21.495, E21.575, E23.01, E23.144 Electronic data base consulted during the international search (name of data base and, where practicable, search terms used) PubWEST; WIPO; Web: Google, Google Scholar Search Terms Used: interconnect, dielectric material, hydrophobic surface, conductive material, Cu, noble metal cap, Ru, Ir, Rh, Pt, chemical deposition, CVD, ALD, thermal treatment, plasma, hydrogen ambient		
C. DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	US 2006/0189133 A1 (Dimitrakopoulos et al.) 24 August 2006 (24.08.2006) Entire document, especially: abstract, Figure 5A-E; para [0004], [0018], [0019], [0022]-[0027], [0034], [0035], [0043], [0047], [0049], [0054], [0056], [0057], [0059], [0063], [0066], [0070], [0071], [0073]	1-25
Y	WO 2007/003223 A1 (Sparks) 11 January 2007 (11.01.2007) Entire document, especially: abstract, col 3, ln 1-30	1-25
Y	US 7,105,445 B2 (Wong et al.) 12 September 2006 (12.09.2006) Entire document, especially: col 3, ln 1-5	5, 8, 13, 24
A	US 2007/0077750 A1 (Ma et al.) 05 April 2007 (05.04.2007)	1-25
A	US 2005/0085031 A1 (Lopatin et al.) 21 April 2005 (21.04.2005)	1-25
A, P	US 2008/0315426 A1 (Yang et al.) 25 December 2008 (25.12.2008)	1-25
<input type="checkbox"/> Further documents are listed in the continuation of Box C. <input type="checkbox"/>		
* Special categories of cited documents: "A" document defining the general state of the art which is not considered to be of particular relevance "E" earlier application or patent but published on or after the international filing date "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) "O" document referring to an oral disclosure, use, exhibition or other means "P" document published prior to the international filing date but later than the priority date claimed "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art "&" document member of the same patent family		
Date of the actual completion of the international search 24 February 2009 (24.02.2009)		Date of mailing of the international search report 12 MAR 2009
Name and mailing address of the ISA/US Mail Stop PCT, Attn: ISA/US, Commissioner for Patents P.O. Box 1450, Alexandria, Virginia 22313-1450 Facsimile No. 571-273-3201		Authorized officer: Lee W. Young PCT Helpdesk: 571-272-4300 PCT OSP: 571-272-7774