



(19)

Europäisches  
Patentamt  
European  
Patent Office  
Office européen  
des brevets



(11)

EP 1 519 476 B1

(12)

## EUROPEAN PATENT SPECIFICATION

(45) Date of publication and mention  
of the grant of the patent:  
**15.02.2017 Bulletin 2017/07**

(51) Int Cl.:

**H02M 7/219** (2006.01)**H02M 7/797** (2006.01)(21) Application number: **04023066.6**(22) Date of filing: **28.09.2004****(54) Power controlling apparatus**

Leistungsteuerungsgerät

Dispositif de contrôle de puissance

(84) Designated Contracting States:  
**DE FR**

- **Okuda, Tatsuya**  
Tokyo 100-8310 (JP)
- **Asai, Takamasa**  
Chiyoda-ku  
Tokyo 102-0073 (JP)
- **Gotou, Shigetada**  
Mitsubishi Denki K.K.  
Tokyo 100-8310 (JP)

(30) Priority: **29.09.2003 JP 2003336953**

(43) Date of publication of application:  
**30.03.2005 Bulletin 2005/13**

(73) Proprietor: **MITSUBISHI DENKI KABUSHIKI  
KAISHA**  
Chiyoda-ku  
Tokyo 100-8310 (JP)

(74) Representative: **Hoffmann Eitle**  
Patent- und Rechtsanwälte PartmbB  
Arabellastraße 30  
81925 München (DE)

(72) Inventors:  
• **Urakabe, Takahiro**  
Tokyo 100-8310 (JP)

(56) References cited:  
**EP-A1- 1 134 886** **JP-A- 4 138 030**

Note: Within nine months of the publication of the mention of the grant of the European patent in the European Patent Bulletin, any person may give notice to the European Patent Office of opposition to that patent, in accordance with the Implementing Regulations. Notice of opposition shall not be deemed to have been filed until the opposition fee has been paid. (Art. 99(1) European Patent Convention).

## Description

### BACKGROUND OF THE INVENTION

#### Field of the Invention

**[0001]** The present invention relates to a power controlling apparatus provided with a power converting circuit for carrying out bi-directional power conversion between a DC circuit and an AC circuit, and particularly for attempting to lower the generation loss thereof.

**[0002]** In a prior art power controlling apparatus for power conversion between a DC power source and a motor/generator, for example, in Patent Document 1, an overheated state of a diode is detected by a thermistor when operating for power generation, and the power generation is stopped when the overheated state is continued for a specified period of time.

**[0003]** In order to lower a generation loss of a diode, for example, in Patent Document 2, there is a rectification device of an AC power generator, and a circuit in which a switching element is connected in parallel to the diode is disclosed.

#### Patent Document 1

**[0004]** Japanese Published Unexamined Patent Application No. H10-191691 (Refer to Paragraph Nos. 0025 through 0034)

#### Patent Document 2

**[0005]** Japanese Published Unexamined Patent Application No. H11-196577 (Refer to FIG. 3 and paragraph Nos. 0017 and 0036)

#### Description of the Prior Art

**[0006]** In the power controlling apparatus shown in Patent Document 1, if the temperature of a diode exceeds a specified threshold for a specified period of time when operating for power generation, it is necessary to stop power generation operation in order to prevent burnout due to overheating. Therefore, there was a problem in that power generation operation accompanying great power cannot be continued for a long period. That is, since the ON-voltage (forward direction voltage) of a diode operating for power generation is high, such a problem occurred, by which a loss in the diode is remarkable.

**[0007]** Also, in Patent Document 2, since a switching element is exclusively used for a power generation operation (rectification operation) although the generation loss of the diode is reduced by connecting the switching element in parallel thereto, such a problem existed, due to which the switching element is not applicable to a bi-directional converting apparatus which is an object of the present invention, that is, an apparatus capable of carrying out bidirectional conversion of an inverter operation

for converting DC power to AC power and a rectification (power generation) operation for converting AC power to DC power.

**[0008]** EP 1 134 886 A1 discloses a rectifying device for polyphase vehicle generators, which has a power converting circuit that is connected between a vehicle's network and an alternator, and which includes a switching element enabling bidirectional power transfer and a diode connected in parallel to the switching element. The rectifying device can function as an inverter by its switching element being controlled such that DC power from the network is converted to AC power and output to the alternator, and as a rectifier such that AC power from the alternator is converted to DC power and output to the network. The rectifying device includes a comparator which compares a phase voltage of the alternator with a reference voltage such a battery voltage, and controls the switching element according to a result of the comparison such that the switching element is closed when the phase voltage exceeds a vehicle's electrical system voltage, and such that the switching element is open when the phase voltage is less than the vehicle's electrical system voltage.

#### 25 SUMMARY OF THE INVENTION

**[0009]** The invention was developed to prevent the above-described problems and shortcomings, and it is therefore an object of the invention to provide a power controlling apparatus, capable of carrying out bidirectional power conversion between a DC circuit and an AC circuit, which inexpensively and simply reduces a generation loss of elements and lowers heat generation thereof.

**[0010]** The present invention provides a power-controlling apparatus according to Claim 1. Optional features are set out in the remaining claims.

**[0011]** In a power-controlling apparatus described herein, since a switching element that is originally in charge of switching control for an inverter operation and is not actuated in a rectification operation is devised to be provided with power in a power supply period of a diode in the rectification operation, it is possible to inexpensively lower the resistance of current channels and to reduce not only the loss of a diode but also a generation loss in a rectification operation without adding any new switching elements.

#### DESCRIPTION OF THE DRAWINGS

**[0012]**

FIG. 1 is a main circuit diagram showing the entire configuration of a power controlling apparatus according to Embodiment 1 of the invention;

FIG. 2 is a view showing a synchronization rectification signal generating circuit according to Embodiment 1;

FIG. 3 is a waveform diagram for describing actions of Embodiment 1;  
 FIG. 4 is a diagram showing results of observation of waveforms;  
 FIG. 5 is a view showing a synchronization rectification signal generating circuit of a power controlling apparatus according to Embodiment 2 of the invention, with a part thereof omitted;  
 FIG. 6 is a view showing a synchronization rectification signal generating circuit of a power controlling apparatus according to Embodiment 3 of the invention, with a part thereof omitted;  
 FIG. 7 is a waveform diagram for describing actions of Embodiment 3;  
 FIG. 8 is a view showing a relationship between ON angles and frequencies;  
 FIG. 9 is a view showing a synchronization rectification signal generating circuit of a power controlling apparatus according to Embodiment 4 of the invention, with a part thereof omitted;  
 FIG. 10 is a view showing a main part of the synchronization rectification signal generating circuit of a power controlling apparatus according to Embodiment 5 of the invention;  
 FIG. 11 is a waveform diagram for describing actions of Embodiment 5;  
 FIG. 12 is a view showing a synchronization rectification signal generating circuit of a power controlling apparatus according to an example useful for understanding the invention, with a part thereof omitted;  
 FIG. 13 is a waveform diagram for describing actions of Embodiment 6;  
 FIG. 14 is a view showing effects (reduction in losses of elements) of the invention in the respective embodiments of the invention.

#### DESCRIPTION OF THE PREFERRED EMBODIMENTS

##### Embodiment 1

**[0013]** FIG. 1 shows the entire configuration of a power controlling apparatus according to Embodiment 1 of the invention. A three-phase power converting circuit 1 carries out a bidirectional power converting operation by a controlling circuit 3. Reference symbol  $V_{pn}$  denotes the DC voltage of a DC power source. The terminals are connected to an energy accumulation source such as a battery. A motor/generator 2, which is a power generation motor, shifts power from the energy accumulation source to the motor/generator 2 by carrying out an inverter operation of the power converting circuit 1, and the motor/generator 2 generates a rotational drive force to rotate axles, etc., (motor drive operation). Also, the motor/generator 2 is rotated by power given by the outside, wherein three-phase AC power is generated, and the generated AC power is rectified by the power converting circuit 1 and is charged into the energy accumulation source of a

battery, etc. (Power generation operation).

**[0014]** The power converting circuit 1 is an inverter of three phases UVW and is controlled by gate signals generated by a controlling circuit 3. The circuit for supplying U-phase power is composed of a power MOSFET UFETh for controlling connection of a high-potential line and the U-phase, a driver circuit UGateC\_h for driving the MOSFET UFETh, a power MOSFET UFET1 for controlling connection of a low-potential line and the U-phase, a driver circuit UgateC\_1 for driving the MOSFET UFET1, a diode UDh, connected to the MOSFET UFETh in parallel thereto, for forming a high-potential side switching circuit together with the MOSFET UFETh, and a diode UD1, connected to the MOSFET UFET1 in parallel thereto, for forming a low-potential side switching line together with the MOSFET UFET1.

**[0015]** Similarly, the V-phase circuit is composed of power MOSFETs VFETh and VFET1, driver circuits VGateC\_h and VGateC\_1, and diodes VDh and VD1. The W-phase circuit is composed of power MOSFETs WFETh and WFET1, driver circuits WGateC\_h and WGateC\_1, and diodes WDh and WD1. The above-described driver circuit carries out voltage-level conversion of voltage signals transmitted in accordance with the control GND reference and drive force amplification in order to drive the power MOSFET. In the present embodiment, the diodes UDh, UD1, VDh, VD1, WDh and WD1 are connected to respective power MOSFETs in parallel thereto. However, where parasitic diodes formed inside the MOSFETs are utilized, these diodes may not be separately disposed.

**[0016]** The scope described above is similar to a prior art power controlling apparatus. That is, by controlling the switching of the MOSFET that is a switching element, DC power from a DC power source is converted to AC power and is outputted to the motor/generator 2, and the motor/generator 2 receives the AC power, and it rotates and drives as an electric motor. In addition, AC power from the motor/generator 2 that operates as an electric motor is converted to DC power by diodes and is outputted to a DC power source.

**[0017]** Focusing attention on the latter operation, that is, a power generation operation (rectification operation) in which switching elements are not normally used, the arrangement described herein is able to reduce a generation loss and heat generation of not only diodes but also switching elements by causing power to be supplied to the switching elements, which are not required for the rectification operation, for a period of power supply to the diodes and by dividing a current flown to the diodes to the switching elements.

**[0018]** That is, switching elements that are originally provided for an inverter operation are newly utilized for power generation operations, and no new switching elements are provided as a conversion circuit. Therefore, a lowering in generation losses of elements and heat generation can be simply and inexpensively achieved.

**[0019]** Next, FIG. 2 shows a construction centering

around a synchronization rectification signal generating circuit, which is the main part of Embodiment 1 of the invention, that is, a circuit for generating signals to control the switching of the MOSFET in order to reduce the current flowing through diodes in power generation operations. Only the U-phase construction is shown therein. The controlling circuit 3 is a microcomputer and operates on the basis of control GND reference. The controlling circuit output line UH is connected to an input terminal UHin of the driver circuit UGateC\_h via a resistor R2, and the input terminal UHin of the driver circuit UGateC\_h is connected to the cathode of the diode D1 while the anode of the diode D1 is connected to the power terminal Vcc of the control GND reference, output terminals of comparators CP1 and CP2, and drain of the MOSFETSw1 via a resistor R1.

**[0020]** The controlling circuit output line UL is connected to the input terminal ULin of the driver circuit UGateC\_1 via a resistor R4, and the input terminal ULin of the driver circuit UGateC\_1 is connected to the cathode of the diode D2 while the anode of the diode D2 is connected to the power terminal Vcc, output terminals of comparators CP3 and CP4 and drain of the MOSFETSw2 via a resistor R3.

**[0021]** Voltage  $V_{pnxR7}/(R6+R7)$  which is obtained by dividing the voltage  $V_{pn}$  by resistors R6 and R7 is inputted into the negative input terminal of the comparator CP1 and the positive input terminal of the comparator CP2. Voltage  $V_{uxR11}/(R10+R11)$  which is obtained by dividing the U-phase voltage  $V_u$  by resistors R10 and R11 is inputted into the positive input terminal of the comparator CP1 and the negative input terminal of the comparator CP3. Voltage  $V_{v} \times R13/(R12+R13)$  which is obtained by dividing the V-phase voltage  $V_v$  by resistors R12 and R13 is inputted into the negative input terminal of the comparator CP2 and the positive input terminal of the comparator CP4. Also, Voltage  $V_{pnxR9}/(R8+R9)$  which is obtained by dividing the voltage  $V_{pn}$  by resistors R8 and R9 is inputted into the positive input terminal of the comparator CP3 and the negative input terminal of the comparator CP4.

**[0022]** The voltage  $V_{pnxR7}/(R6+R7)$  is set to a value smaller by 0.5V through 1V than the maximum value of the voltage  $V_{u} \times R11/(R10+R11)$ , and the voltage  $V_{pnxR9}/(R8+R9)$  is set to a value larger by 0.5V through 1V than the minimum value of the voltage  $V_{u} \times R11/(R10+R11)$ .

**[0023]** Source terminals of the switches Sw1 and Sw2 are connected to the control GND, and the gate terminal is connected to a Cont terminal of the controlling circuit 3. The control lines UH and UL are connected to the UH and UL terminals of the controlling circuit 3. The driver circuits UGateC\_h and UGateC\_1 shift the level of signals inputted into UHin and ULin in order to drive the power MOSFETs UFETh and UFET1, and the drive performance is increased, wherein signals are transmitted to the gate of the power MOSFET. The Cont terminal of the controlling circuit 3 is connected to the power source

Vcc via a resistor R5 and is connected to the control GND via a switch in the controlling circuit 3.

**[0024]** A description is given of roles of the Cont terminal. When the motor is driven (the power converting circuit 1 makes an inverter operation), the switches TC, TH2, and TL2 in the controlling circuit 3 are turned off, and a high-impedance state is brought about between the Cont terminal and GND. The voltage of the signal Cont line is made into voltage Vcc of the power source terminal. If the Cont line reaches voltage Vcc, the gates of the switches Sw1 and Sw2 are made into HIGH voltage and the ON-state is brought about. The anode terminal voltage of the diodes D1 and D2 is set to the GND(zero) voltage. As a result, even if comparators CP1 through CP4 described later operate in any state, the input terminals UHin and ULin of the driver circuit are not influenced since the anode terminal voltages of the diodes D1 and D2 are GND voltage.

**[0025]** And, when the motor drives, the switches TH1, TH2, TL1 and TL2 in the controlling circuit 3 carries out ON and OFF operations on the basis of PWM motor control, wherein UH and UL signals are transmitted to the input terminals UHin and ULin of the driver circuit as they are, and the power converting circuit 1 generates desired AC voltage, and the motor is driven.

**[0026]** Next, a description is given of operations when generating power. When power is generated, the switches TC, TH2 and TL2 in the controlling circuit 3 are all turned on as illustrated. The switches Sw1 and Sw2 are all turned off. Therefore, signals formed by the comparators CP1, CP2 and CP3, CP4 are transmitted to the input terminals UHin and ULin of the driver circuits UGateC\_h and UGateC\_1 as they are.

**[0027]** FIG. 3 shows detection voltages  $V_{u} \times R11/(R10+R11)$  and  $V_{v} \times R13/(R12+R13)$  of U, V, and W phases, currents of U, V and W phases, and voltages of inputs UHin, ULin, VHin, VLin, WHin and WLin of the driver circuits UGateC\_h, UGateC\_1, VGateC\_h, VGateC\_1, WGateC\_h, and WGateC\_1. As for the current, the flowing direction of current from the power converting circuit 1 to the motor/generator 2 is made positive as shown in FIG. 1.

**[0028]** First, a description is given of operations of the power MOSFET UFETh. The current flowing direction of the U-phase current  $I_u$  is changed from positive to negative, the U-phase voltage is boosted from approximately -1V to approximately  $V_{pn}+1V$ . The diode UDh is kept conductive for the period of time during which the U-phase voltage is more than the voltage  $V_{pn}$ . When the U-phase detection voltage  $V_{u} \times R11/(R10+R11)$  exceeds the comparison voltage  $V_{pnxR7}/(R6+R7)$  (Time T1), the output of the comparator CP1 operating as the first detecting means becomes HIGH voltage, and the voltage obtained by dividing the voltage Vcc by resistors R1 and R2 is inputted into the input terminal UHin of the driver circuit UGateC\_h. The driver circuit UGateC\_h recognizes the voltage as HIGH voltage, HIGH voltage is outputted to the gate of the power MOSFET UFETh, and the

power MOSFET UFETh is turned on. At this time, the current flowing into the diode UDh also flows into the MOSFET UFETh.

**[0029]** Next, the current flowing direction of the V-phase current Iv is changed from positive to negative. The V-phase voltage is boosted from approximately -1V to approximately Vpn+1V and a current flows into the diode VDh as well. When the V-phase detection voltage  $Vv \times R13 / (R12 + R13)$  exceeds the comparison voltage  $Vpn \times R7 / (R6 + R7)$  (Time T2), the output of the comparator CP2 operating as the second detecting means becomes a LOW voltage, wherein LOW voltage is outputted to the gate of the power MOSFET UFETh, and the power MOSFET UFETh is turned off. At this time, although the power MOSFET FETh is turned off, the U-phase current Iu is continuously flown through the diode UDh.

**[0030]** A description is given of operations of the power MOSFET UFET1. If the current flowing direction of the U-phase current is changed from negative to positive, the U-phase voltage Iu is lowered from approximately Vpn+1V to approximately -1V. The diode UD1 is made conductive for a period during which the U-phase voltage becomes less than 0V. When the U-phase detection voltage  $Vu \times R11 / (R10 + R11)$  is lowered from the comparison voltage  $Vpn \times R9 / (R8 + R9)$  (Time T3), the output of the comparator CP3 operating as the first detecting means becomes HIGH voltage, and voltage obtained by dividing the voltage Vcc by resistors R3 and R4 is inputted into the input terminal ULin of the driver circuit UGateC\_1. The driver circuit UGateC\_1 recognizes the voltage as HIGH voltage, and HIGH voltage is outputted to the gate of the power MOSFET UFET1, and the power MOSFET UFET1 is turned on. At this time, the current flowing into the diode UD1 also flows into the power MOSFET UFET1.

**[0031]** Next, the current flowing direction of the V-phase current Iv is changed from negative to positive. The V-phase voltage is lowered from approximately Vpn+1V to approximately -1V, and a current begins flowing to the diode D1. When the V-phase detection voltage  $Vv \times R13 / (R12 + R13)$  is lowered from the comparison voltage  $Vpn \times R9 / (R8 + R9)$  (Time T4), the output of the comparator CP4 operating as the second detecting means becomes LOW voltage. The LOW voltage is outputted to the gate of the power MOSFET UFET1, and the power MOSFET UFET1 is turned off. At this time, although the power MOSFET FET1 is turned off, the U-phase current Iu is continuously flowing through the diode UD1.

**[0032]** In the power controlling apparatus, a current flows into the diodes for one half cycle of one cycle of the current. In the present embodiment, the MOSFET is turned on for one-third cycle of one cycle of the current, that is, two-thirds the continuity period of the diode. By turning on the MOSFET and making the resistance of the current flowing channel lower when the diode is in continuity, power loss due to the current can be suppressed, and heat generation can be also suppressed.

**[0033]** FIG. 4 shows observation results in the waveform. Herein, voltage Vds between the drain and source of MOSFET UFET1 is taken as an example for description. However, the MOSFET UFET1 is turned on for the period during which the input ULin to the driver circuit UGateC\_1 is HIGH, and the voltage Vds becomes almost zero for this period. Therefore, it is understood that the generation loss of elements are greatly lowered.

**[0034]** Also, although the above description deals with only the U-phase construction. This is the same in connection with the V-phase and W-phase. The power MOSFET is turned on in accordance with diode continuity by detecting the voltage of a self phase, and the voltage of the other phase whose phase angle is delayed by  $(2/3)\pi$  (that is, V-phase if the self phase is U-phase, W-phase if the self phase is V-phase, and U-phase if the self phase is W-phase) is detected, and the power MOSFET is turned off.

**[0035]** As described above, Embodiment 1 according to the invention is provided with the first detecting means for detecting the voltages of respective phases of a three-phase AC circuit and the voltage of a DC circuit and for detecting the power supply commencement timing of respective diodes by comparison operations on the basis of these voltage detection values, wherein since a switching element connected to the corresponding diode in parallel thereto is turned on at the power supply commencement timing detected by the first detecting means, it is possible to securely turn on the switching element in accordance with the power supply commencement timing of a diode to which the switching element is connected in parallel thereto even if a fluctuation occurs in the absolute value and frequency of the voltage of the circuit.

**[0036]** In addition, the embodiment is provided with the second detecting means for detecting the voltage of the next phase whose phase angle is delayed by  $(2/3)\pi$  from a specified phase in which a switching element is turned on and for detecting the power supply commencement timing of a diode of the next phase by comparison operations on the basis of these voltage detection values, wherein since the switching element of the corresponding phase is turned off at the power supply commencement timing detected by the second detecting means, it is possible to securely supply power for the period of power supply of a diode to which the switching element is connected in parallel thereto even if a fluctuation occurs in the absolute value and frequency of the voltage of the circuit.

**50** Embodiment 2

**[0037]** In the preceding Embodiment 1, although a description was given of a circuit configuration in the case where the input of the driver circuit is HIGH ACTIVE (HIGH voltage, and HIGH voltage is supplied to the gate of the power MOSFET). In Embodiment 2, a description is given of a circuit configuration in the case where the input of the driver circuit is LOW ACTIVE (with LOW volt-

age, and HIGH voltage is supplied to the gate of the power MOSFET). FIG. 5 shows a high-potential side of U-phase. Even if the input to the driver circuit is LOW ACTIVE, it is a matter of course that the low-potential side and other phases have the same construction.

**[0038]** Connections of the comparators CP1 and CP2 and resistors R5, R6, R7, R10, R11, R12 and R13 are the same as those in Embodiment 1. Output terminals of the comparators CP1 and CP2 are connected to the gates of the power source Vcc and switch Sw103 via a resistor R101. The source of the switch Sw103 is connected to the GND, and the drain thereof is connected to the power source Vcc via a resistor R114 and to the cathode terminal of a diode D101. The anode terminal of the diode D101 is connected to the controlling circuit terminal UH via the resistor R2, and is further connected to the input terminal UHin of the driver circuit UGateC\_h.

**[0039]** The controlling circuit terminal Cont to make invalid the actions of the synchronization rectification signal generating circuit is connected to the gate of the switch Sw101 when the motor drives. The source of the switch Sw101 is connected to the GND, and the drain thereof is connected to the positive input terminal of the comparator CP1. The low-potential side switch is connected to the positive input terminal of the comparator CP4.

**[0040]** When the motor drives, the Cont terminal is made into a high impedance state in the controlling circuit 3. Therefore, by the switch Sw101 being turned on, the output terminal of the comparator CP1 is made into GND voltage, wherein the switch Sw103 is turned off, and the cathode voltage of the diode D101 is made into Vcc at all times. As a result, even if the voltages Vu and Vv change, no influence is given to the motor driving pulse generated in the driver circuit input UHin. This is the same at the low-potential side. In power generation, the controlling circuit terminal Cont is connected to the GND in the controlling circuit 3, and the switch Sw101 is turned off, wherein the synchronization rectification signal generating circuit is operated. In the power generation, the controlling circuit output UH is fixed at the Vcc voltage.

**[0041]** The actions are basically the same as those in Embodiment 1. That is, as described above, the U-phase and V-phase voltages are compared with the reference voltage, and a rectangular voltage waveform comes out as the output of the comparator. The switch Sw103 is operated by this rectangular voltage waveform. When the comparator output is a HIGH voltage, the input terminal UHin of the driver circuit UGateC\_h becomes a LOW voltage, and when the former output is LOW voltage, the input terminal UHin of the driver circuit UGateC\_h becomes a HIGH voltage. The actions at the low-potential side and in the other phases become the same as above.

### Embodiment 3

**[0042]** In the above-described Embodiments 1 and 2,

a description was given of that, in the continuity period of the diode, the ON period of the power MOSFET is a ratio of two-thirds the entire continuity period of the diode. If the ON-period is made longer, it is possible to suppress heat generation in the elements. In the present Embodiment 3, a description is given of a circuit configuration and actions for making the ON period longer.

**[0043]** FIG. 6 shows a construction of Embodiment 3, which shows a construction of only the U-phase high-potential side. The constructions at the low-potential side and in the other phases are the same. Connections of the comparators CP1 and CP2 and resistors R2, R5, R6, R7, R10, R11, R12, and R13, switch Sw1 and diode D1 are the same as those in Embodiment 1.

**[0044]** The output terminals of the comparators CP1 and CP2 are connected to the power Vcc via a resistor R201, and connected to one input terminal of the NOR circuit IC201 and the resistor R215. The other input terminal of the NOR circuit IC201 is connected to the power source Vcc via a resistor R216 and to the output terminal of the comparator CP203. Another terminal of the resistor R215 is connected to a capacitor C201 and to the positive input terminal of the comparator CP203. Another terminal of the capacitor C201 is connected to the GND. Voltage obtained by dividing the voltage by means of the resistors R218 and R218 is inputted into the negative input terminal of the comparator CP203. The output terminal of the NOR circuit IC201 is connected to the gate of the switch Sw202, and the source of the switch Sw202 is connected to the GND. The drain thereof is connected to the power source Vcc via the resistor R214, the drain of the switch Sw1 and the anode of the diode D1.

**[0045]** Next, a description is given of actions, particularly, actions in power generation. FIG. 7 shows voltages at respective points in chronological order. Reference numeral V1 denotes output voltages of the comparators CP1 and CP2, V2 denotes a positive input voltage of the comparator CP203, V3 denotes a negative input voltage of the comparator CP203, V4 denotes an output voltage of the comparator CP203, V5 denotes an output voltage of the NOR circuit IC201, and UHin denotes an input voltage of the driver circuit UGateC\_h.

**[0046]** The voltage V1 becomes a HIGH voltage for the period of one-third cycle of a current after the diode UDh is made conductive as described above. The voltage V2 is entered into such a waveform as obtained by rise and fall of the voltage V1 becoming dull due to influences of the resistor R215 and capacitor C201 as shown in FIG. 7. The voltage V3 is the reference voltage, wherein the voltages V2 and V3 are compared with each other by the comparator CP203, a voltage waveform V4 can be obtained as illustrated in the drawing. The output V5 of the NOR circuit IC201 into which the voltages V1 and V4 are inputted has such a waveform that it falls at the same time when the voltage V1 rises and rises at the same time when the voltage V4 falls, delaying from the fall point of the voltage V1. By inputting the voltage V5 into the gate of the switch Sw202, a reversal signal of

the signal is inputted into the input UHin of the driver circuit UGateC\_h.

**[0047]** As a result, the ON period of the power MOSFET FETh is made longer than in Embodiments 1 and 2. The heat generation of elements can be further suppressed. Actions for making invalid the synchronization rectification signal generating circuit when the motor drives are the same as in the preceding embodiments.

**[0048]** Herein, the relationship between the frequency of the three-phase AC current and the ON angle is shown in the case where it is assumed that R215 is 390kΩ, C201 is 1000pF, and voltage V3 is  $V_{cc} \times 0.41$ . The ON angle is a value obtained by multiplying the ratio of the ON time of the power MOSFET with respect to one cycle of current by 360 degrees. FIG. 8 shows the result. It is understood that the value becomes 150 degrees through 179 degrees in the power generation current frequency assumed in the present power controlling apparatus. In Embodiments 1 and 2, since the ON angle was 120 degrees, it is understood that the ON period was increased by 1.25 times or more. If the ON angle exceeds 180 degrees, the power MOSFETs at the high-potential side and low-potential side are entered into a simultaneous ON-state, and the generation power is lowered. Therefore, it is necessary that the ON angle is set to 180 degrees or less.

**[0049]** This is the same in the construction and actions at the low-potential side and in the other phases.

**[0050]** As described above, since Embodiment 3 is provided with means for delaying the timing, on which the switching element of the corresponding phase is turned off, by a prescribed period of time within the continuity period of a diode in the corresponding phase, it is possible to further suppress generation losses and heat generation of the elements.

**[0051]** Also, a description is given of the delaying means referred to therein with reference to FIG. 6. The delaying means is composed of a CR circuit consisting of a resistor R215 and a capacitor C201, for making the waveform of voltage V1 dull, a reference signal generating circuit consisting of resistors R217 and R218, a comparator CP203 for comparing the output V2 of the CR circuit with the output V3 of the reference signal generating circuit, and a NOR circuit IC201 for outputting NOR of the voltage V1 and output V4 of the comparator CP203.

#### Embodiment 4

**[0052]** In the preceding Embodiment 3, a description was given of a circuit configuration in the case where the input of the driver circuit is HIGH ACTIVE (HIGH voltage is supplied to the gate of the power MOSFET with a HIGH voltage). In Embodiment 4, a description is given of a circuit configuration in a case where the input of the driver circuit is LOW ACTIVE (HIGH voltage is supplied to the gate of the power MOSFET with a LOW voltage). FIG. 9 shows the high-potential side of the U-phase. Even if the input of the driver circuit is LOW ACTIVE, it is a matter of course that the low-potential side and the other phases

have the same construction.

**[0053]** In FIG. 9, the connections of the switch Sw101, a switch (not illustrated) for making invalid the low-potential side synchronization rectification signal generating circuit, and diode D101 are the same as in Embodiment 2. The same portions as those in Embodiment 2 and portions other than an OR circuit IC301 are the same as those in Embodiment 3. As for the actions, the output V5 of the OR circuit IC301 becomes a reversal signal of Embodiment 3, and the signal of UHin becomes a reversal signal. As a matter of course, the effects are the same as those in Embodiment 3.

#### Embodiment 5

**[0054]** In the preceding Embodiments 3 and 4, a description was given of a system in which the ON angle of the power MOSFET becomes 150 degrees through 179 degrees. With Embodiment 5, it is possible to always set the ON angle to a value which is slightly less than 180 degrees even if the power generation current is in any frequency. FIG. 10 shows a part of the circuit configuration of Embodiment 5. The configuration is such that the circuit disposed between the points of signals V1 and V5 of Embodiment 3 shown in FIG. 6 is replaced by the circuit shown in FIG. 10.

**[0055]** Signal V1 is connected to the input terminal of an f/V converting portion, input terminal of the NOR circuit IC401, and gates of the switch Sw403 (MOSFET) and switch Sw404 (MOSFET). The source of the switch Sw403 is connected to the GND. The drain thereof is connected to the negative input terminal of an operational amplifier OPA401, and is further connected to the power source Vcc via a resistor R417. Voltage obtained by dividing the voltage Vcc by resistors R418 and R419 is inputted into the positive input terminal of the operation amplifier OPA401, and the negative input terminal is connected to the output terminal via a capacitor C402.

**[0056]** The output (V2\*) of the operational amplifier OPA401 is connected to the drain of the switch Sw404 and the positive input terminal of the comparator CP403. The source of the switch Sw404 is connected to the GND. The output terminal (V3\*) of the f/V converting portion is connected to the negative input terminal of the comparator CP403, and output terminal of the comparator CP403 is connected to the power source Vcc via the resistor R420 and is connected to another input terminal of the NOR circuit IC401. An output signal of the NOR circuit IC401 becomes a signal V5.

**[0057]** The above-described f/V converting portion is a frequency/voltage converting circuit portion, which is composed of a monostable multiple vibrator, resistor and capacitor, etc. In any frequency at the rise of the signal V1, a signal having a fixed pulse width is formed by using the monostable multiple vibrator, and frequency/voltage conversion is carried out by smoothing the signal. In order to form a signal which is attenuated at a fixed inclination, an integration circuit is formed by using the operational

amplifier OPA401.

**[0058]** Next, a description is given of actions, in particular, actions in power generation. FIG. 11 shows voltage waveforms at respective voltage points. As described above, the voltage V1 is a rectangular waveform whose ON angle is 120 degrees. The voltage V2\* is an output voltage of the operational amplifier OPA401. Since the switch Sw404 is in an ON state for the period of time during which the voltage V1 is HIGH, the voltage V2\* is made into GND voltage. If the voltage V1 becomes LOW, the switches Sw403 and Sw404 are turned off, and the voltage V2\* rises to  $V_{cc} \times R419 / (R418 + R419)$  instantaneously, and is lowered at a fixed inclination as shown in the drawing. The voltage V2\* does not become lower than the GND voltage on the basis of the effects of the parasitic diode of the switch Sw404 and the negative voltage input of the operation power source of the operational amplifier OPA401 being the GND voltage.

**[0059]** On the other hand, as described above, as for the voltage V3\*, the voltage value changes, depending on the frequency of the rectangular pulse voltage V1. Where the frequency is low and the cycle is long, the voltage V3\* becomes a low voltage, and where the frequency is high and the cycle is short, the voltage V3\* becomes a HIGH voltage. By comparing the voltages V2\* and V3\* with each other by means of the comparator CP403, the fall time of the voltage V1 is coincident with the rise time thereof, wherein a rectangular voltage V4 having a pulse width depending on the frequency is obtained. The pulse width of the voltage V4\* is made longer as the frequency of the voltage V1 is lowered, and it is made shorter as the frequency is increased.

**[0060]** By inputting the voltage V4\* and V1 into the NOR circuit IC401, a signal V5 is formed, and the signal V5 is inputted into the gate of the switch Sw202 shown in FIG. 6, wherein a gate drive signal of the power MOSFET is formed.

**[0061]** With the present system, it is possible to set the ON angle to a slightly lower value than 180 degrees at all times within 250Hz through 2.5kHz by setting a constant of the f/V converting circuit and a constant of voltage inclination of the voltage V2\*. According to the present Embodiment 5, it is possible to further lower the heat generation in power generation operations.

**[0062]** The construction and actions of the low-potential side and in the other phases are the same as the above description.

**[0063]** As described above, by causing the delay time delayed by the delaying means to be changed in response to the frequency of the AC circuit, the continuity period expressed in terms of a phase angle of switching elements becomes constant. Therefore, even if the frequency changes, generation losses and heat generation of the elements can be ultimately lowered.

**[0064]** Also, in Embodiment 5, a description was given of a circuit configuration in which the input of the driver circuit is HIGH ACTIVE. However, if the NOR logic circuit IC401 is replaced by an OR logic circuit as in the preced-

ing Embodiment 4 (FIG. 9), and the circuit configuration of the input portion of the driver circuit is constructed as in FIG. 9, actions are enabled even where the input of the driver circuit is LOW ACTIVE. Also, the construction and actions at the low-potential side and of the other phases are the same as in the above description.

### Example

**[0065]** In Embodiment 5, a description was given of a system in which it is possible to set the ON angle to a slightly lower value than 180 degrees in any frequency of power generation at all times. This example, useful for understanding the invention, shows another construction by which it is possible to set the ON angle to a slightly lower value than 180 degrees at all times. FIG. 12 shows a circuit configuration at the U-phase high-potential side of a synchronization rectification signal according to the example.

**[0066]** Connections of the driver circuit UGateC\_h, resistor R2, diode D1, UH terminal of the controlling circuit 3, Cont terminal, switch Sw1, and resistor R5, and connections of the comparator CP1, resistors R6, R7, R10 and R11 are the same as those in Embodiment 1 (FIG. 2).

**[0067]** The output (V1) of the comparator CP1 is connected to the power source Vcc via the resistor R521, to the input of the f/V converting circuit, and terminal of the capacitor C504. Another terminal of the capacitor C504 is connected to the resistor R525, cathode of the diode D502, and the input terminal of the monostable multiple vibrator IC502. The anodes of the resistor R525 and diode D502 are connected to the GND.

**[0068]** The output (V2) terminal of the monostable multiple vibrator IC502 is connected to the gates of the switch Sw505 (MOSFET) and the switch Sw506 (MOSFET). The source of the switch Sw505 is connected to the GND, and the drain thereof is connected to the negative input terminal of the operation amplifier OPA502 and is also connected to the resistor R522 via the power source Vcc.

**[0069]** Voltage obtained by dividing the voltage Vcc by the resistors R523 and R524 is inputted into the positive input terminal of the operation amplifier OPA502, and the negative input terminal is connected to the output terminal via the capacitor C503. The source of the switch Sw506 is connected to the GND, and the drain thereof is connected to the output (V3) terminal of the operational amplifier OPA502 and the positive input terminal of the comparator CP504. The negative input terminal of the comparator CP504 is connected to the output (V4) terminal of the f/V converting circuit, and the output (V5) terminal is connected to the anode of the diode D1 and to the power source Vcc via the resistor R526.

**[0070]** The above-described f/V converting portion is a frequency/voltage converting circuit portion, which is the same as that described in the preceding Embodiment 5. Also, in order to form a signal which is attenuated at a fixed inclination, an integration circuit is composed by using an operational amplifier OPA502.

**[0070]** Next, a description is given of actions, in particular, power generation actions. FIG. 13 shows voltage waveforms at respective voltage points. Based on a function of the comparator CP1, it is possible to obtain a signal V1 in which continuity commencement of the main circuit diode UDh is agreed with the rise timing. Utilizing the rise of the voltage V1, a signal V2 having a fixed pulse width not depending on the motor current frequency can be obtained. A signal V3 is formed by resetting the integration circuit composed of the operational amplifier OPA502 by the signal V2 every time. By comparing the DC voltage (signal) V4 formed by the f/V converting circuit with the signal V3 by means of the comparator CP504, a gate drive signal of a power MOSFET whose ON angle is slightly lower than 180 degrees is formed.

**[0071]** This is the same with respect to the construction and actions at the low-potential side and in the other phases.

**[0072]** As described above, the example is provided with ON-time setting means for turning off a switching element after a prescribed period of time established within the continuity period of a diode connected to the corresponding switching element in parallel thereto after the switching element is turned on. By varying the ON-time set by the ON-time setting means in accordance with the frequency of an AC circuit, the continuity period expressed in terms of a phase angle of a switching element is made constant regardless of the frequency. Therefore, the circuit for detecting voltage can be simplified, and at the same time, even if the frequency changes, generation losses of elements and heat generation can be reduced to the minimum.

**[0073]** In the example, a description was given of a circuit configuration in which the input of a driver circuit is HIGH ACTIVE. As in Embodiment 2 (FIG. 5), if the output signal of the comparator CP1 is logically reversed, the operation is enabled if the input of the driver circuit is LOW ACTIVE. In addition, this is the same with respect to the construction and actions at the low-potential side and in the other phases.

**[0074]** Finally, a description is given of effects achieved by embodiments of the invention. FIG. 14 shows one example of the relationships between the motor current (current flowing in the U, V and W phases) and the heat generation amount of all the elements in a case where the power MOSFET is not turned on when a diode is made conductive, in a case of Embodiments 1 and 2, in a case of Embodiments 3 and 4, and in a case of Embodiment 5 and the example. Based on the drawing, it is understood that heat generation of the apparatus can be suppressed to a large extent. Among the cases, the reason why there is a range in the characteristics in Embodiments 3 and 4 is based on that the ON angle changes in compliance with the frequency (See FIG. 8).

**[0075]** Also, in the above description, although a MOSFET is used as a switching element, the switching element is not limited to the MOSFET and other types of elements may be used if it is a switching element by which

power supply is bidirectionally available, so that both an inverter action for carrying out motor drive and an action for reducing a current flowing in a diode with power supplied in the same direction as that of a diode connected in parallel in power generation rectification is applied.

## Claims

10 1. A power-controlling apparatus comprising:

a three-phase power converting circuit (1) which is connectable between a DC circuit and a three-phase AC circuit (2) and between a high-potential side terminal and a low-potential side terminal of the DC circuit, the power converting circuit (1) comprising a switching element (UFETH, UFETI, VFETH, VFETI, WFETH, WFETI) enabling bidirectional power supply and a diode (UDh, UDI, VDh, VDI, WDh, WDI) connected in parallel to the switching element (UFETH, UFETI, VFETH, VFETI, WFETH, WFETI), wherein each phase of the three-phase power converting circuit (1) comprises a high-potential side switching circuit connected in series with a low-potential side switching circuit, each of the high-potential side switching circuit and the low-potential side switching circuit comprising a parallel connection of the switching element (UFETH, UFETI, VFETH, VFETI, WFETH, WFETI) and the diode (UDh, UDI, VDh, VDI, WDh, WDI), and

wherein respective series connection points of the high-potential side and low-potential side switching circuits are connectable to respective phase terminals of the three-phase AC circuit (2);

a control circuit arranged to control the power converting circuit (1) to perform:

an inverter operation by controlling the switching element (UFETH, UFETI, VFETH, VFETI, WFETH, WFETI) such that DC power from the DC circuit is converted to AC power and outputted to the three-phase AC circuit (2); and

a rectification operation wherein AC power from the AC circuit (2) is converted by the diode (UDh, UDI, VDh, VDI, WDh, WDI) to DC power and outputted to the DC circuit; and

detecting means (CP1 to CP4) arranged to detect respective voltages of the phases of the three-phase AC circuit (2) and voltage of the DC circuit, and to detect a respective power supply commencement timing of the diodes (UDh, UDI, VDh, VDI, WDh, WDI) in each of the phases of

the power converting circuit (1) through comparison operations based on the detected voltage values, wherein the control circuit is arranged to control the switching elements (UFETh, UFETI, VFETh, VFETI, WFETh, WFETI) connected in parallel to the corresponding diodes in each of the phases to turn on with the corresponding power supply commencement timing detected by the detecting means (CP1 to CP4), and to supply power in the same direction as the corresponding diodes (UDh, UDI, VDh, VDI, WDh, WDI) during a supply of power by the diodes (UDh, UDI, VDh, VDI, WDh, WDI) in the rectification operation, wherein the detecting means (CP1 to CP4) is arranged to detect voltage of a first phase of the power converting circuit (1) that is delayed by a  $(2/3)\pi$  phase angle from a second phase of the power converting circuit (1), in which second phase one of the switching elements (UFETh, UFETI, VFETh, VFETI, WFETh, WFETI) has been turned on, to detect voltage of the DC circuit, and to detect power supply commencement timing of a diode (UDh, UDI, VDh, VDI, WDh, WDI) in the first phase through comparison operations based on the detected voltage values, and

**characterised in that** the control circuit is arranged to control the switching element in the second phase to turn off based on the power supply commencement timing of the first phase detected by the detecting means.

2. A power-controlling apparatus according to Claim 1, further comprising delaying means (R215, C201) arranged to delay the power supply commencement timing detected by the detecting means (CP1 to CP4) by a prescribed duration of time in the power supply period of the corresponding phase diode, wherein the control circuit is arranged to control the switching element in the second phase to turn off with the delayed power supply commencement timing.

3. A power-controlling apparatus according to Claim 2, wherein the delay time for delaying by the delaying means (R215, C201) is set, in accordance with the frequency of the AC circuit (2), such that the power supply period expressed in terms of a phase angle of the switching element (UFETh, UFETI, VFETh, VFETI, WFETh, WFETI) is constant regardless of the frequency.

4. A power-controlling apparatus according to any preceding claim, wherein the DC circuit includes a DC power source that can be charged and discharged, and the AC circuit (2) includes a generator/motor which converts mechanical power to AC power and AC power to mechanical power.

5. A power-controlling apparatus according to any preceding claim, wherein the switching element (UFETh, UFETI, VFETh, VFETI, WFETh, WFETI) is a MOSFET.

6. A power-controlling apparatus according to Claim 5, wherein the diode (UDh, UDI, VDh, VDI, WDh, WDI) is a parasitic diode of the MOSFET.

## Patentansprüche

### 1. Leistungssteuervorrichtung, umfassend:

eine Dreiphasen-Strom-Wandlungsschaltung (1), die zwischen einer Gleichstromschaltung und einer Dreiphasen-Wechselstromschaltung (2) und zwischen einem Hochpotenzialseiten-Anschluss und einem Niederpotenzialseiten-Anschluss der Gleichstromschaltung verbindbar ist, wobei die Strom-Wandlungsschaltung (1) ein Schaltelement (UFETh, UFETI, VFETh, VFETI, WFETh, WFETI), das eine bidirektionale Stromversorgung ermöglicht, und eine Diode (UDh, UDI, VDh, VDI, WDh, WDI), die parallel mit dem Schaltelement (UFETh, UFETI, VFETh, VFETI, WFETh, WFETI) verbunden ist, umfasst, wobei jede Phase der Dreiphasen-Strom-Wandlungsschaltung (1) eine Hochpotenzialseiten-Schaltschaltung umfasst, die in Reihe mit einer Niederpotenzialseiten-Schaltschaltung verbunden ist, wobei jede der Hochpotenzialseiten-Schaltschaltung und der Niederpotenzialseiten-Schaltschaltung eine Parallelverbindung des Schaltelements (UFETh, UFETI, VFETh, VFETI, WFETh, WFETI) und der Diode (UDh, UDI, VDh, VDI, WDh, WDI) umfasst, und wobei jeweilige Reihenverbindungspunkte der Hochpotenzialseiten- und Niederpotenzialseiten-Schaltungen mit jeweiligen Phasenanschlüssen der Dreiphasen-Wechselstromschaltung (2) verbindbar ist; eine Steuerschaltung, die eingerichtet ist zum Steuern der Strom-Wandlungsschaltung (1) zum Durchführen:

eines Inverterbetriebs durch Steuern des Schaltelements (UFETh, UFETI, VFETh, VFETI, WFETh, WFETI), sodass ein Gleichstrom von der Gleichstromschaltung in einen Wechselstrom gewandelt wird und an die Dreiphasen-Wechselstromschaltung (2) ausgegeben wird; und einen Gleichrichterbetrieb, in dem ein Wechselstrom von der Wechselstromschaltung (2) durch die Diode (UDh, UDI, VDh, VDI, WDh, WDI) in einen Gleichstrom gewandelt

wird und an die Gleichstromschaltung aus-  
gegeben wird; und

ein Erfassungsmittel (CP1 bis CP4), das einge-  
richtet ist zum Erfassen jeweiliger Spannungen  
der Phasen der Dreiphasen-Wechselstrom-  
schaltung (2) und einer Spannung der Gleich-  
stromschaltung und zum Erfassen jeweiliger  
Stromversorgung-Beginnzeiten der Dioden  
(UDh, UDI, VDh, VDI, WDh, WDI) in jeder der  
Phasen der Strom-Wandlungsschaltung (1)  
durch Vergleichsbetriebe basierend auf den er-  
fassten Spannungswerten,  
wobei die Steuerschaltung eingerichtet ist zum  
Steuern der Schaltelemente (UFETh, UFET1,  
VFETh, VFET1, WFETh, WFET1), die parallel zu  
den entsprechenden Dioden in jeder der Pha-  
sen verbunden sind, um mit der von dem Erfas-  
sungsmittel erfassten (CP1 bis CP4) entspre-  
chenden Stromversorgung-Beginnzeit einzu-  
schalten, und zum Versorgen mit Strom in der  
gleichen Richtung wie die entsprechenden Dio-  
den (UDh, UDI, VDh, VDI, WDh, WDI) während  
einer Versorgung mit Strom von den Dioden  
(UDh, UDI, VDh, VDI, WDh, WDI) in dem Gleich-  
richtbetrieb,  
wobei das Erfassungsmittel (CP1 bis CP4) ein-  
gerichtet ist zum Erfassen einer Spannung einer  
ersten Phase der Strom-Wandlungsschaltung  
(1), die um einen (2/3)n Phasenwinkel von einer  
zweiten Phase der Strom-Wandlungsschaltung  
(1) verzögert ist, wobei in der zweiten Phase ei-  
nes der Schaltelemente (UFETh, UFET1,  
VFETh, VFET1, WFETh, WFET1) eingeschaltet  
wurde, um eine Spannung der Gleichstrom-  
schaltung zu erfassen, und zum Erfassen einer  
Stromversorgung-Beginnzeit einer Diode (UDh,  
UDI, VDh, VDI, WDh, WDI) in der ersten Phase  
durch Vergleichsbetriebe basierend auf den er-  
fassten Spannungswerten, und  
**dadurch gekennzeichnet, dass** die Steuer-  
schaltung eingerichtet ist zum Steuern des  
Schaltelemente in der zweiten Phase zum Aus-  
schalten basierend auf der von dem Erfas-  
sungsmittel erfassten Stromversorgung-Be-  
ginnzeit der ersten Phase.

2. Leistungssteuervorrichtung nach Anspruch 1, die  
weiterhin ein Verzögerungsmittel (R215, C201) um-  
fasst, das eingerichtet ist zum Verzögern der von  
dem Erfassungsmittel (CP1 bis CP4) erfassten  
Stromversorgung-Beginnzeit um eine vorgeschrie-  
bene Zeiltlänge in der Stromversorgungsperiode der  
entsprechenden Phasendiode, wobei die Steuer-  
schaltung eingerichtet ist zum Steuern des Schalte-  
lemente in der zweiten Phase zum Ausschalten mit  
der verzögerten Stromversorgung-Beginnzeit.

3. Leistungssteuervorrichtung nach Anspruch 2, wobei  
die Verzögerungszeit zum Verzögern durch das Ver-  
zögerungsmittel (R215, C201) in Übereinstimmung  
mit der Frequenz der Wechselstromschaltung (2)  
eingestellt wird, sodass die Stromversorgungsperi-  
ode, die bezüglich eines Phasenwinkels des Schal-  
telemente (UFETh, UFET1, VFETh, VFET1, WFETh,  
WFET1) ausgedrückt wird, ungeachtet der Frequenz  
konstant ist.

4. Leistungssteuervorrichtung nach einem vorherge-  
henden Anspruch, wobei die Gleichstromschaltung  
eine Gleichstromquelle enthält, die geladen und ent-  
laden werden kann, und die Wechselstromschaltung  
(2) einen Generator/Motor enthält, der eine mecha-  
nische Leistung in Wechselstrom und Wechselstrom  
in mechanische Leistung wandelt.

5. Leistungssteuervorrichtung nach einem vorherge-  
henden Anspruch, wobei das Schaltelement  
(UFETh, UFET1, VFETh, VFET1, WFETh, WFET1)  
ein MOSFET ist.

6. Leistungssteuervorrichtung nach Anspruch 5, wobei  
die Diode (UDh, UDI, VDh, VDI, WDh, WDI) eine  
parasitäre Diode des MOSFET ist.

### Revendications

1. Dispositif de contrôle de puissance comprenant :

un circuit de conversion de puissance triphasé  
(1) qui peut être relié entre un circuit CC et un  
circuit CA triphasé (2) et entre une borne à po-  
tentiel élevé et une borne à faible potentiel du  
circuit CC, le circuit de conversion de puissance  
(1) comprenant un élément de commutation  
(UFETh, UFET1, VFETh, VFET1, WFETh,  
WFET1) qui active une alimentation bidirection-  
nelle et une diode (UDh, UDI, VDh, VDI, WDh,  
WD1) reliée en parallèle à l'élément de commu-  
tation (UFETh, UFET1, VFETh, VFET1,  
WFETh, WFET1),  
dans lequel chaque phase du circuit de conver-  
sion de puissance triphasé (1) comprend un cir-  
cuit de commutation à potentiel élevé relié en  
série à un circuit de commutation à faible poten-  
tiel, chacun du circuit de commutation à potentiel  
élevé et du circuit de commutation à faible po-  
tentiel comprenant une liaison parallèle de l'élé-  
ment de commutation (UFETh, UFET1, VFETh,  
VFET1, WFETh, WFET1) et de la diode (UDh,  
UD1, VDh, VD1, WDh, WD1), et  
dans lequel les points de liaison en série res-  
pectifs des circuits de commutation à potentiel  
élevé et à faible potentiel peuvent être reliés aux  
bornes de phase respectives du circuit CA tri-

phasé (2) ;

un circuit de commande prévu pour contrôler le circuit de conversion de puissance (1) afin d'effectuer :

5

une opération d'inversion en contrôlant l'élément de commutation (UFETH, UFET1,

VFETH, VFET1, WFETH, WFET1) de sorte que la puissance CC qui provient du circuit CC soit convertie en puissance CA et fournie au circuit CA triphasé (2) ; et

10

une opération de redressement, dans laquelle la puissance CA qui provient du circuit CA (2) est convertie par la diode (UDh, UD1, VDh, VD1, WDh, WD1) en puissance CC et fournie au circuit CC ; et

15

un moyen de détection (CP1 à CP4) prévu pour détecter les tensions respectives des phases du circuit CA triphasé (2) et la tension du circuit CC, et pour détecter un moment de début d'alimentation respectif des diodes (UDh, UD1, VDh, VD1, WDh, WD1)

20

dans chacune des phases du circuit de conversion de puissance (1) par le biais d'opérations de comparaison qui reposent sur les valeurs de tension détectées,

25

dans lequel le circuit de commande est prévu pour contrôler les éléments de commutation (UFETH, UFET1, VFETH, VFET1, WFETH, WFET1) reliés en parallèle aux diodes correspondantes qui se trouvent dans chacune des phases afin qu'ils se déclenchent avec le moment de début d'alimentation correspondant détecté par le moyen de détection (CP1 à CP4), et pour fournir de l'énergie dans la même direction que les diodes correspondantes (UDh, UD1, VDh, VD1, WDh, WD1) pendant une alimentation en énergie par les diodes (UDh, UD1, VDh, VD1, WDh, WD1) pendant l'opération de redressement,

30

dans lequel le moyen de détection (CP1 à CP4) est prévu pour détecter la tension d'une première phase du circuit de conversion de puissance (1) qui est retardée selon un angle de phase de  $(2/3)\pi$  par rapport à une seconde phase du circuit de conversion de puissance (1), dans laquelle l'un des éléments de commutation (UFETH, UFET1, VFETH, VFET1, WFETH, WFET1) a été activé, afin de détecter la tension du circuit CC, et pour détecter le moment de début d'alimentation d'une diode (UDh, UD1, VDh, VD1, WDh, WD1) au sein de la première phase grâce à des opérations de comparaison qui reposent sur la valeur de tension détectée, et

35

**caractérisé en ce que**

40

le circuit de commande est prévu pour contrôler l'élément de commutation de la seconde phase afin qu'il soit désactivé sur la base du moment de début d'alimentation de la première phase détecté par le moyen de détection.

2. Dispositif de contrôle de puissance selon la revendication 1, comprenant en outre un moyen de retardement (R215, C201) prévu pour retarder le moment de début d'alimentation détecté par le moyen de détection (CP1 à CP4) selon une durée prescrite pendant la période d'alimentation de la diode de la phase correspondante, dans lequel le circuit de commande est prévu pour contrôler l'élément de commutation de la seconde phase afin qu'il se désactive avec le moment de début d'alimentation retardé.
3. Dispositif de contrôle de puissance selon la revendication 2, dans lequel la durée de retard par le moyen de retardement (R215, C201) est définie, selon la fréquence du circuit CA (2), de sorte que la période d'alimentation exprimée en termes d'angle de phase de l'élément de commutation (UFETH, UFET1, VFETH, VFET1, WFETH, WFET1) soit constante quelle soit la fréquence.
4. Dispositif de contrôle de puissance selon l'une quelconque des revendications précédentes, dans lequel le circuit CC comprend une source d'énergie CC qui peut être chargée et déchargée, et le circuit CA (2) comprend un générateur/moteur qui convertit l'énergie mécanique en puissance CA et la puissance CA en énergie mécanique.
5. Dispositif de contrôle de puissance selon l'une quelconque des revendications précédentes, dans lequel l'élément de commutation (UFETH, UFET1, VFETH, VFET1, WFETH, WFET1) est un MOSFET.
6. Dispositif de contrôle de puissance selon la revendication 5, dans lequel la diode (UDh, UD1, VDh, VD1, WDh, WD1) est une diode parasite du MOSFET.

45

50

55

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13





FIG. 14



**REFERENCES CITED IN THE DESCRIPTION**

*This list of references cited by the applicant is for the reader's convenience only. It does not form part of the European patent document. Even though great care has been taken in compiling the references, errors or omissions cannot be excluded and the EPO disclaims all liability in this regard.*

**Patent documents cited in the description**

- JP H10191691 B [0004]
- JP H11196577 B [0005]
- EP 1134886 A1 [0008]