



(51) International Patent Classification:

H01L 21/20 (2006.01) *H01L 33/04* (2010.01)
H01L 33/32 (2010.01) *H01L 33/06* (2010.01)

(21) International Application Number:

PCT/KR2013/009021

(22) International Filing Date:

10 October 2013 (10.10.2013)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

10-2012-0142550

10 December 2012 (10.12.2012)

KR

(71) Applicant: SEOUL VIOSYS CO., LTD. [KR/KR]; 1B-36, 727-5, Wonsi-dong, Danwon-gu, Ansan-si, Gyeonggi-do 425-851 (KR).

(72) Inventors: CHOI, Seung Kyu; 1B-36, 727-5, Wonsi-dong, Danwon-gu, Ansan-si, Gyeonggi-do 425-851 (KR). KWAK, Woo Chul; 1B-36, 727-5, Wonsi-dong, Danwon-gu, Ansan-si, Gyeonggi-do 425-851 (KR). KIM, Chae Hon; 1B-36, 727-5, Wonsi-dong, Danwon-gu, Ansan-si, Gyeonggi-do 425-851 (KR). JUNG, Jung Whan; 1B-36, 727-5, Wonsi-dong, Danwon-gu, Ansan-si, Gyeonggi-do 425-851 (KR).

(74) Agent: AIP PATENT & LAW FIRM; Shinwon Building 8F, 813-14, Yeoksam-dong, Gangnam-gu, Seoul 135-933 (KR).


(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KN, KP, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

Published:

— with international search report (Art. 21(3))

(54) Title: METHOD OF GROWING GALLIUM NITRIDE BASED SEMICONDUCTOR LAYERS AND METHOD OF FABRICATING LIGHT EMITTING DEVICE THEREWITH



(57) Abstract: Exemplary embodiments of the present invention relate to a method of growing gallium nitride-based semiconductor layers through metal-organic chemical vapor deposition, including disposing a substrate in a chamber, growing a first conductivity-type gallium nitride-based semiconductor layer on the substrate at a first chamber pressure, growing a gallium nitride-based active layer on the first conductivity-type gallium nitride-based semiconductor layer at a second chamber pressure higher than the first chamber pressure, and growing a second conductivity-type gallium nitride-based semiconductor layer on the active layer at a third chamber pressure lower than the second chamber pressure.

Description

Title of Invention: METHOD OF GROWING GALLIUM NITRIDE BASED SEMICONDUCTOR LAYERS AND METHOD OF FABRICATING LIGHT EMITTING DEVICE THEREWITH

Technical Field

- [1] Exemplary embodiments of the present invention relate to a method of growing gallium nitride-based semiconductor layers and a method of fabricating a light emitting device, and more particularly, to a method of growing gallium nitride-based semiconductor layers and a method of fabricating a light emitting device using metal-organic chemical vapor deposition.

Background Art

- [2] Generally, group-III nitrides such as gallium nitrides (GaN) have excellent thermal stability and a direct transition type energy band structure. Accordingly, gallium nitride compound semiconductors have been broadly studied for application to light emitting devices, such as light emitting diodes or laser diodes, which emit visible and ultraviolet light. In particular, blue and green light emitting diodes using indium gallium nitride (InGaN) have been used in a wide range of fields, such as large natural color flat display devices, signal lights, indoor lighting, high density light sources, high resolution output systems, optical communication, and the like.
- [3] In the manufacture of semiconductor devices, gallium nitride compound semiconductor layers are generally grown on a substrate through metal-organic chemical vapor deposition (MOCVD). An apparatus for MOCVD includes a chamber for loading a substrate, and source gas and atmosphere gas (including carrier gas) are supplied to grow an epitaxial layer on the substrate under a predetermined chamber pressure.
- [4] Commercially obtained MOCVD apparatuses may be generally configured to grow epitaxial layers at low pressures of about 200 Torr or less. Such a low pressure MOCVD apparatus can achieve relatively rapid growth of the epitaxial layer, but may create a high density of crystal defects, particularly point defects, in the epitaxial layer. As a result, the epitaxial layer may have low crystal quality.
- [5] Moreover, when the low pressure MOCVD apparatus is used to grow well layers in an active layer, growth temperature may be lowered to, for example, about 750°C in order to increase the content of In in the well layers.
- [6] Further, when a barrier layer is grown on the well layer at the low growth temperature of the well layer, it may be difficult for the barrier layer to have good crystal quality. Thus, a method of growing a barrier layer by raising the growth temperature

after growth of a well layer has been adopted. For an active layer including a plurality of well layers and a plurality of barrier layers, the temperature of the substrate within the chamber requires frequent variation, thereby increasing a processing time for growth of the active layer. Furthermore, when the substrate temperature is raised after growth of the well layer, the well layer may decompose, thereby causing deterioration in crystal quality of the well layer near an interface between the well layer and the barrier layer. To solve such a problem, a cap layer may be formed before growth of the barrier layer, but the cap layer may still fail to provide desirable interface characteristics between the well layer and the barrier layer.

- [7] The above information disclosed in this Background section is only for enhancement of understanding of the background of the invention and therefore it may contain information that does not form any part of the prior art nor what the prior art may suggest to a person of ordinary skill in the art.

Disclosure of Invention

Technical Problem

- [8] Exemplary embodiments of the present invention provide a method of growing semiconductor layers and a method of fabricating a light emitting device, which can improve interface characteristics in a semiconductor stack including gallium nitride layers having different compositions, such as in an active layer.
- [9] Exemplary embodiments of the present invention also provide a method of growing semiconductor layers and a method of fabricating a light emitting device, which can reduce a processing time for growth of semiconductor layers.
- [10] Additional features of the invention will be set forth in the description which follows, and in part will be apparent from the description, or may be learned by practice of the invention.

Solution to Problem

- [11] An exemplary embodiment of the present invention discloses a method of growing gallium nitride-based semiconductor layers through metal-organic chemical vapor deposition. The method includes disposing a substrate in a chamber; growing a first conductivity-type gallium nitride-based semiconductor layer on the substrate at a first chamber pressure; growing a gallium nitride-based active layer on the first conductivity-type gallium nitride-based semiconductor layer at a second chamber pressure higher than the first chamber pressure; and growing a second conductivity-type gallium nitride-based semiconductor layer on the active layer at a third chamber pressure lower than the second chamber pressure. The first, second, and third chamber pressures are lower than 760 Torr.
- [12] An exemplary embodiment of the present invention also discloses a method of fab-

ricating a semiconductor device by growing gallium nitride-based semiconductor layers through metal-organic chemical vapor deposition. The method includes disposing a substrate in a chamber; growing a first conductivity-type gallium nitride-based semiconductor layer on the substrate at a first chamber pressure; growing a gallium nitride-based active layer on the first conductivity-type gallium nitride-based semiconductor layer at a second chamber pressure higher than the first chamber pressure; and growing a second conductivity-type gallium nitride-based semiconductor layer on the active layer at a third chamber pressure lower than the second chamber pressure. The first, second, and third chamber pressures are lower than 760 Torr.

[13] An exemplary embodiment of the present invention also discloses a method of growing gallium nitride-based semiconductor layers through metal-organic chemical vapor deposition. The method includes disposing a substrate in a chamber; growing a first conductivity-type GaN layer on the substrate at a chamber pressure in the range of 100 Torr to 300 Torr; growing a gallium nitride-based active layer on the first conductivity-type GaN layer at a chamber pressure in the range of 300 Torr to 700 Torr; and growing a second conductive type GaN layer on the active layer at a chamber pressure in the range of 100 Torr to 300 Torr. The active layer includes well layers and barrier layers.

[14] It is to be understood that both the foregoing general description and the following detailed description are exemplary and explanatory and are intended to provide further explanation of the invention as claimed.

Brief Description of Drawings

[15] The above and other aspects, features, and advantages of the present invention will become apparent from the detailed description of the following embodiments in conjunction with the accompanying drawings.

[16] FIG. 1 is a schematic sectional view of a semiconductor device in accordance with one embodiment of the present invention.

[17] FIG. 2 is an enlarged sectional view of an active layer in accordance with one embodiment of the present invention.

[18] FIG. 3 is an enlarged sectional view of a superlattice layer in accordance with one embodiment of the present invention.

[19] FIG. 4 is a graph schematically depicting chamber pressure versus processing time in fabrication of a semiconductor device.

Mode for the Invention

[20] Embodiments of the present invention will be described in more detail with reference to the accompanying drawings. It should be understood that the following embodiments are given by way of illustration only to provide thorough understanding of

the invention to those skilled in the art. Therefore, the present invention is not limited to the following embodiments and may be embodied in different ways. Further, like components will be denoted by like reference numerals throughout the specification, and the widths, lengths, and thicknesses of certain elements, layers or features may be exaggerated for clarity.

- [21] It will be understood that when an element or layer is referred to as being "on" or "connected to" another element or layer, it can be directly on or directly connected to the other element or layer, or intervening elements or layers may be present. In contrast, when an element is referred to as being "directly on" or "directly connected to" another element or layer, there are no intervening elements or layers present. It will be understood that for the purposes of this disclosure, "at least one of X, Y, and Z" can be construed as X only, Y only, Z only, or any combination of two or more items X, Y, and Z (e.g., XYZ, XYY, YZ, ZZ).
- [22] Spatially relative terms, such as "beneath", "below", "lower", "above", "upper" and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures. It will be understood that the spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. For example, if the device in the figures is turned over, elements described as "below" or "beneath" other elements or features would then be oriented "above" the other elements or features. Thus, the exemplary term "below" can encompass both an orientation of above and below. The device may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein interpreted accordingly.
- [23] Referring to FIG. 1 to FIG. 3, a semiconductor device according to one embodiment of the present invention may include a substrate 21, a first conductivity-type gallium nitride-based semiconductor layer 23, a superlattice layer 25, an active layer 27, an electron blocking layer 29, and a second conductivity-type gallium nitride-based semiconductor layer 31.
- [24] The substrate 21 is used to grow gallium nitride-based semiconductor layers, and may be a sapphire substrate, a SiC substrate, a spinel substrate, a silicon substrate, a gallium nitride substrate, or the like, without being limited thereto. For example, the substrate 21 may be a patterned sapphire substrate (PSS) or a gallium nitride substrate.
- [25] With the substrate 21 loaded in a chamber of an MOCVD apparatus, source gases and an atmosphere gas (including a carrier gas) are supplied into the chamber to grow the gallium nitride-based semiconductor layers 23, 25, 27, 29, 31. These gallium nitride-based semiconductor layers 23, 25, 27, 29, 31 may be grown at lower chamber pressures than standard atmospheric pressure (760 Torr) using an MOCVD apparatus,

such as low pressure MOCVD apparatuses.

- [26] The first conductivity-type gallium nitride-based semiconductor layer 23 may be grown on the substrate 21 at a first chamber pressure, for example, ranging from 100 Torr to 300 Torr. The first conductivity-type gallium nitride-based semiconductor layer 23 may be formed of a gallium nitride-based semiconductor layer doped with an n-type impurity, for example, Si. The first conductivity-type gallium nitride-based semiconductor layer 23 may include a GaN layer, and may be formed in a single layer or in multiple layers.
- [27] The first conductivity-type gallium nitride-based semiconductor layer 23 may be grown by supplying N₂ and/or H₂ carrier gases together with a metal source gas and NH₃ into the chamber. Trimethylgallium (TMG) or triethylgallium (TEG) may be used as the source gas of Ga. In addition, trimethylaluminum (TMA), trimethylindium (TMI), and the like may be used as the source gases of Al and In. NH₃ may be supplied as the source gas of N. The first conductivity-type semiconductor layer 23 may be grown at about 1050°C to 1150°C.
- [28] When the substrate 21 is a heterogeneous substrate like a sapphire substrate, a low temperature buffer layer and a high temperature buffer layer (not shown) may be grown thereon before growth of the first conductivity-type semiconductor layer 23.
- [29] The superlattice layer 25 may be grown on the first conductivity-type gallium nitride-based semiconductor layer 23. As shown in FIG. 2, the superlattice layer 25 has a laminated structure in which a first gallium nitride layer 25a and a second gallium nitride layer 25b are alternately stacked one above another. For example, the first gallium nitride layer 25a may be formed of GaN or InGaN, and the second gallium nitride layer 25b may be formed of InGaN.
- [30] As shown in FIG. 4, the superlattice layer 25 may be formed at a higher chamber pressure (referred to as a 'fourth chamber pressure' for convenience), for example, ranging from 300 Torr to 700 Torr, than the first chamber pressure. The fourth chamber pressure may be increased by increasing the flux of NH₃ and N₂. As the superlattice layer is grown at a relatively high pressure, a difference in growth temperature between the first gallium nitride layer 25a and the second gallium nitride layer 25b may be set to 10°C or less, and particularly, the superlattice layer can be grown without changing the growth temperature.
- [31] The superlattice layer 25 may be formed by alternately stacking the GaN layer 25a and the InGaN layer 25b such that each layer has a thickness of 20Å. Although the GaN layer 25a is shown as the lowermost layer and the InGaN layer 25b is shown as the uppermost layer in the drawings, the lowermost layer of the superlattice layer 25 may be formed of GaN or InGaN and the uppermost layer may be formed of GaN. The uppermost layer of the superlattice layer 25 is doped with a high concentration of Si.

That is, the doping concentration of Si in the uppermost layer may be about 4 or 5 times higher than the doping concentration of Si in the first conductivity-type gallium nitride-based semiconductor layer 23. Most layers in the superlattice layer 25 may be formed as undoped layers to reduce current leakage in the semiconductor device. In addition, as the uppermost layer of the superlattice layer 25 is doped in a high concentration, it is possible to improve junction characteristics between the superlattice layer 25 and the active layer 27.

- [32] As shown in FIG. 4, the active layer 27 may be grown on the superlattice layer 25 at a higher chamber pressure (second chamber pressure P2) than the first chamber pressure P1. For example, the second chamber pressure may range from 300 Torr to 700 Torr. When the superlattice layer 25 is omitted, the active layer 27 may be grown on the first conductivity-type gallium nitride-based semiconductor layer 23.
- [33] As shown in FIG. 3, the active layer 27 may have a multi-quantum well structure in which a plurality of barrier layers 27b and a plurality of well layers 27w are alternately stacked. The well layers 27w may be formed of In-containing gallium nitride, for example InGa_N, and the barrier layers 27b may be formed of gallium nitride having a wider band gap than the well layers 27w, for example, Ga_N, InGa_N, AlGa_N, or AlInGa_N. The content ratio of In in the InGa_N quantum-well layer is determined according to desired light wavelengths.
- [34] Since the well layers 27w and the barrier layers 27b are grown at a relatively high second chamber pressure, the growth temperature of the well layers 27w can be increased, and thus a difference in growth temperature between the well layers 27w and the barrier layers 27b may be set to 10°C or less. Since the well layers 27w and the barrier layers 27b are grown at the same or similar temperature, the well layers 27w do not decompose upon growth of the barrier layers 27b after growth of the well layers 27w. Thus, the interface characteristics between the well layers 27w and the barrier layers 27b may be improved without a separate cap layer.
- [35] The active layer 27 may adjoin the uppermost layer of the superlattice layer 25. In other words, the active layer 27 and the superlattice layer 25 may be successively grown. In this case, successive growth of the superlattice layer 25 and the active layer 27 may be achieved without substantial change of chamber pressure.
- [36] During growth of the active layer 27, an atmosphere gas (including a carrier gas) is supplied together with the source gases into the chamber. Here, N₂ is generally used as the atmosphere gas and the supply of H₂ is blocked. H₂ can deteriorate crystal quality of the active layer 27.
- [37] The electron blocking layer 29 may be grown on the active layer 27. The electron blocking layer 29 may be formed of, for example, AlGa_N, and grown at a lower chamber pressure, for example, ranging from 100 Torr to 300 Torr, than the second

chamber pressure. The electron blocking layer 29 may be grown at a higher temperature than the growth temperature of the active layer 27. In one exemplary embodiment, the electron blocking layer 29 may be grown at a temperature of about 1000°C or more.

[38] The second conductivity-type gallium nitride-based semiconductor layer 31 is grown on the electron blocking layer 29. The second conductivity-type gallium nitride-based semiconductor layer 31 may be grown at a lower chamber pressure (third chamber pressure), for example, ranging from 100 Torr to 300 Torr, than the second chamber pressure. The second conductivity-type gallium nitride-based semiconductor layer 31 may have a single GaN layer or a multilayer structure including a GaN layer. The electron blocking layer 29 may be omitted and the second conductivity-type gallium nitride-based semiconductor layer 31 may be directly formed on the active layer 27.

[39] A semiconductor device such as a light emitting diode or a laser diode may be fabricated using the semiconductor layers 23, 25, 27, 29, and 31 grown on the substrate 21.

[40] The methods according to embodiments of the present invention employ a phenomenon in which the content of indium in the active layer increases with increasing chamber pressure at the same growth temperature. In the related art, in order to form a well layer having a desired content of indium, the well layer is grown at a low growth temperature at a relatively low pressure (about 200 Torr). On the contrary, according to the present invention, the chamber pressure is increased to a relatively high pressure, thereby allowing a higher growth temperature of the well layer than in the related art. Thus, methods according to exemplary embodiments of the present invention enable growth of an active layer including a well layer and a barrier layer substantially at the same temperature, whereby characteristics of an interface between the well layer and the barrier layer can be improved.

[41] The light emitting device having well layers grown at a middle pressure according to an exemplary embodiment of the present invention has a photoluminescence intensity (PL intensity) and an optical power (Po) higher than a light emitting device having well layers grown at a low pressure according to a comparative example, as shown in Table 1 below. In Table 1, the low pressure is 200 Torr and the middle pressure is 450 Torr.

[42] Table 1

[Table 1]

	PL intensity	Po
low pressure(comparative example)	100%	100%
middle pressure(exemplary embodiment)	112%	107%

- [43] According to exemplary embodiments of the present invention, there is no need to change the growth temperatures of the well layer and the barrier layer, and even in the case of changing the growth temperatures thereof, it is possible to obtain desired effects through minute change of a difference between the growth temperatures. Thus, it is possible to reduce processing time by eliminating a ramp time for changing the growth temperature.
- [44] In addition, when growing a superlattice layer, the methods according to exemplary embodiments of the present invention employ a relatively high chamber pressure, thereby improving interface characteristics between respective layers while reducing growth time.
- [45] Furthermore, since methods according to exemplary embodiments of the present invention allow a first or second conductive type gallium nitride-based semiconductor layer to be grown at a relatively low pressure, it is possible to prevent increase in growth time, as compared with a relatively high chamber pressure for growing these semiconductor layers.
- [46] It will be apparent to those skilled in the art that various modifications and variation can be made in the present invention without departing from the spirit or scope of the invention. Thus, it is intended that the present invention cover the modifications and variations of this invention provided they come within the scope of the appended claims and their equivalents.


Claims

- [Claim 1] A method of growing gallium nitride-based semiconductor layers through metal-organic chemical vapor deposition, the method comprising:
disposing a substrate in a chamber;
growing a first conductivity-type gallium nitride-based semiconductor layer on the substrate at a first chamber pressure;
growing a gallium nitride-based active layer on the first conductivity-type gallium nitride-based semiconductor layer at a second chamber pressure higher than the first chamber pressure; and
growing a second conductivity-type gallium nitride-based semiconductor layer on the active layer at a third chamber pressure lower than the second chamber pressure,
wherein the first, second, and third chamber pressures are lower than 760 Torr.
- [Claim 2] The method of claim 1, wherein the second chamber pressure is in the range of 300 Torr to 700 Torr.
- [Claim 3] The method of claim 2, wherein each of the first and third chamber pressures is in the range of 100 Torr to 300 Torr.
- [Claim 4] The method of claim 1, wherein growing the active layer comprises alternately growing barrier layers and well layers, and wherein a difference in growth temperature between the barrier layers and the well layers is 10°C or less.
- [Claim 5] The method of claim 4, wherein the well layers comprise In-containing gallium nitride layers, and the barrier layers comprise gallium nitride layers having a wider band gap than the well layers.
- [Claim 6] The method of claim 5, wherein the well layers and the barrier layers are grown at a lower temperature than the first and second conductivity-type gallium nitride-based semiconductor layers.
- [Claim 7] The method of claim 1, further comprising:
growing a superlattice layer in which a first gallium nitride layer and a second gallium nitride layer are alternately stacked,
wherein the superlattice layer is grown at a fourth chamber pressure higher than the first chamber pressure before growing the active layer.
- [Claim 8] The method of claim 7, wherein the fourth chamber pressure is in the range of 300 Torr to 700 Torr.
- [Claim 9] The method of claim 8, wherein the fourth chamber pressure is the


- same as the second chamber pressure.
- [Claim 10] The method of claim 7, wherein a difference in growth temperature between the first gallium nitride layer and the second gallium nitride layer is 10°C or less.
- [Claim 11] The method of claim 10, wherein at least one of the first gallium nitride layer and the second gallium nitride layer comprises indium.
- [Claim 12] The method of claim 1, wherein growing the active layer comprises supplying an N₂ atmosphere gas, together with source gases of In, Ga, and N, into the chamber while the active layer is grown, and blocking the supply of H₂ gas.
- [Claim 13] A method of fabricating a semiconductor device by growing gallium nitride-based semiconductor layers through metal-organic chemical vapor deposition, the method comprising:
disposing a substrate in a chamber;
growing a first conductivity-type gallium nitride-based semiconductor layer on the substrate at a first chamber pressure;
growing a gallium nitride-based active layer on the first conductivity-type gallium nitride-based semiconductor layer at a second chamber pressure higher than the first chamber pressure; and
growing a second conductivity-type gallium nitride-based semiconductor layer on the active layer at a third chamber pressure lower than the second chamber pressure,
wherein the first, second, and third chamber pressures are lower than 760 Torr.
- [Claim 14] The method of claim 13, wherein the second chamber pressure is in the range of 300 Torr to 700 Torr, and each of the first and third chamber pressures is in the range of 100 Torr to 300 Torr.
- [Claim 15] The method of claim 13, wherein growing the active layer comprises alternately growing barrier layers and well layers, and wherein a difference in growth temperature between the barrier layers and the well layers is 10°C or less.
- [Claim 16] The method of claim 15, wherein the well layers comprise In-containing gallium nitride layers, and the barrier layers comprise gallium nitride layers having a wider band gap than the well layers.
- [Claim 17] The method of claim 13, further comprising:
growing a superlattice layer in which a first gallium nitride layer and a second gallium nitride layer are alternately stacked,
wherein the superlattice layer is grown at a fourth chamber pressure

- higher than the first chamber pressure before growing the active layer.
- [Claim 18] The method of claim 17, wherein the fourth chamber pressure is in the range of 300 Torr to 700 Torr.
- [Claim 19] The method of claim 18, wherein the fourth chamber pressure is the same as the second chamber pressure.
- [Claim 20] The method of claim 13, further comprising growing a gallium nitride-based electron blocking layer at a chamber pressure in the range of 100 Torr to 300 Torr before growing the second conductivity-type semiconductor layer.
- [Claim 21] A method of growing gallium nitride-based semiconductor layers through metal-organic chemical vapor deposition, the method comprising:
disposing a substrate in a chamber;
growing a first conductivity-type GaN layer on the substrate at a chamber pressure in the range of 100 Torr to 300 Torr;
growing a gallium nitride-based active layer on the first conductivity-type GaN layer at a chamber pressure in the range of 300 Torr to 700 Torr; and
growing a second conductivity-type GaN layer on the active layer at a chamber pressure in the range of 100 Torr to 300 Torr,
wherein the active layer comprises well layers and barrier layers.
- [Claim 22] The method of claim 21, wherein a difference in growth temperature between the barrier layers and the well layers is 10°C or less.
- [Claim 23] The method of claim 21, further comprising:
growing a superlattice layer in which a first gallium nitride layer and a second gallium nitride layer are alternately stacked,
wherein the superlattice layer is grown at a chamber pressure in the range of 300 Torr to 700 Torr before growing the active layer.
- [Claim 24] The method of claim 23, wherein a difference in growth temperature between the first gallium nitride layer and the second gallium nitride layer is 10°C or less.
- [Claim 25] The method of claim 21, further comprising growing an AlGaIn electron blocking layer at a chamber pressure in the range of 100 Torr to 300 Torr before growing the second conductivity-type GaN layer.


[Fig. 1]




[Fig. 2]



[Fig. 3]



[Fig. 4]



INTERNATIONAL SEARCH REPORT

International application No.
PCT/KR2013/009021**A. CLASSIFICATION OF SUBJECT MATTER****H01L 21/20(2006.01)i, H01L 33/32(2010.01)i, H01L 33/04(2010.01)i, H01L 33/06(2010.01)i**

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

H01L 21/20; H01L 29/47; H01L 21/205; H01L 33/30; H01L 33/00; H01L 33/06; H01L 29/872; H01L 33/48; H01L 33/22;
H01L 33/32; H01L 33/04

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Korean utility models and applications for utility models

Japanese utility models and applications for utility models

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

eKOMPASS(KIPO internal) & Keywords: LED, gallium nitride, chamber, pressure, active layer, semiconductor layer

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2010-0261340 A1 (SANDEEP NIJHAWAN et al.) 14 October 2010 See paragraphs [0125]-[0133], claim 1 and figure 7.	1-3, 12-14
Y		4-11, 15-25
Y	US 2012-0034718 A1 (ASIF KHAN) 09 February 2012 See abstract, paragraphs [0032]-[0041] and figure 10.	4-11, 15-25
A	US 2012-0049157 A1 (HAJIME NAGO et al.) 01 March 2012 See abstract, paragraphs [0022]-[0042] and figure 1.	1-25
A	KR 10-2009-0061194 A (WOOREE LST CO., LTD.) 16 June 2009 See abstract, paragraphs [0007]-[0015], claim 1 and figures 1-2.	1-25
A	KR 10-2012-0032258 A (SAMSUNG LED CO., LTD.) 05 April 2012 See abstract, paragraphs [0041]-[0051] and figures 1-2.	1-25



Further documents are listed in the continuation of Box C.



See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

27 January 2014 (27.01.2014)

Date of mailing of the international search report

27 January 2014 (27.01.2014)

Name and mailing address of the ISA/KR

Korean Intellectual Property Office
189 Cheongsa-ro, Seo-gu, Daejeon Metropolitan City,
302-701, Republic of Korea

Facsimile No. +82-42-472-7140

Authorized officer

CHOI, Sang Won

Telephone No. +82-42-481-8291



INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/KR2013/009021

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2010-0261340 A1	14/10/2010	CN 102414790 A	11/04/2012
		CN 102414792 A	11/04/2012
		CN 102414844 A	11/04/2012
		EP 2425463 A2	07/03/2012
		JP 2012-525713 A	22/10/2012
		KR 10-2012-0003483 A	10/01/2012
		KR 10-2012-0003495 A	10/01/2012
		KR 10-2012-0006542 A	18/01/2012
		TW 201100575 A	01/01/2011
		TW 201106502 A	16/02/2011
		US 2010-0258049 A1	14/10/2010
		US 2010-0258052 A1	14/10/2010
		US 8183132 B2	22/05/2012
		US 8491720 B2	23/07/2013
		US 8568529 B2	29/10/2013
		WO 2010-118293 A2	14/10/2010
		WO 2010-118293 A3	20/01/2011
		WO 2010-118295 A2	14/10/2010
		WO 2010-118295 A3	20/01/2011
		WO 2010-129292 A2	11/11/2010
		WO 2010-129292 A3	17/02/2011
		WO 2010-129292 A4	31/03/2011
US 2012-0034718 A1	09/02/2012	JP 2010-507262 A	04/03/2010
		KR 10-2009-0073176 A	02/07/2009
		KR 10-2011-0110865 A	07/10/2011
		US 2010-0314605 A1	16/12/2010
		US 8242484 B2	14/08/2012
		WO 2008-054995 A2	08/05/2008
		WO 2008-054995 A3	04/09/2008
US 2012-0049157 A1	01/03/2012	CN 102668138 A	12/09/2012
		EP 2518783 A1	31/10/2012
		JP 5060656 B2	31/10/2012
		KR 10-2012-0081249 A	18/07/2012
		US 2013-0122626 A1	16/05/2013
		US 8455917 B2	04/06/2013
		WO 2011-077473 A1	30/06/2011
KR 10-2009-0061194 A	16/06/2009	WO 2009-075506 A2	18/06/2009
		WO 2009-075506 A3	11/09/2009
		WO 2009-075506 A4	05/11/2009
KR 10-2012-0032258 A	05/04/2012	CN 102420246 A	18/04/2012
		EP 2434547 A2	28/03/2012
		EP 2434547 A3	12/06/2013
		JP 2012-074705 A	12/04/2012
		US 2012-0074424 A1	29/03/2012