



(43) International Publication Date
29 November 2012 (29.11.2012)

- | | | |
|---|-----------------------------|---|
| (51) International Patent Classification: | | (81) Designated States <i>(unless otherwise indicated, for every kind of national protection available):</i> AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW. |
| <i>H05K 1/14</i> (2006.01) | <i>G06F 13/40</i> (2006.01) | |
| <i>H05K 1/02</i> (2006.01) | <i>H05K 7/14</i> (2006.01) | |
| (21) International Application Number: | | (84) Designated States <i>(unless otherwise indicated, for every kind of regional protection available):</i> ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG). |
| | PCT/EP2012/058992 | |
| (22) International Filing Date: | | |
| | 15 May 2012 (15.05.2012) | |
| (25) Filing Language: | | English |
| (26) Publication Language: | | English |
| (30) Priority Data: | | (84) Designated States <i>(unless otherwise indicated, for every kind of regional protection available):</i> ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG). |
| 11305644.4 | 26 May 2011 (26.05.2011) | EP |
| (71) Applicant <i>(for all designated States except US):</i> ALCATEL LUCENT [FR/FR]; 3, avenue Octave Gréard, F-75007 Paris (FR). | | |
| (72) Inventor; and | | |
| (75) Inventor/Applicant <i>(for US only):</i> HOOGHE, Koen [BE/BE]; Klokstraat 13, B-2600 Berchem (BE). | | |
| (74) Agent: ALU Antw Patent Attorneys (No 365); Copernicuslaan 50, B-2018 Antwerp (BE). | | |
| Published: | | |
| — <i>without international search report and to be republished</i> | | |

Published:

- *without international search report and to be republished upon receipt of that report (Rule 48.2(g))*

(54) Title: SERIAL LINK INTERCONNECTION ARRANGEMENT FOR BACKPLANE WITH EMBEDDED WAVEGUIDE




Fig. 1

(S7) Abstract: A serial link interconnection arrangement for interconnecting a first printed circuit board (BoardA) with a second printed circuit board (BoardB), both boards being inserted in a backplane of a telecommunication system. The arrangement comprises a waveguide embedded in the backplane. A first end (WavA) of the waveguide is coupled to the first board (BoardA) via a first connection system (ConA), whilst the second end (WavB) of the waveguide is coupled to the second board (BoardB) via a second connection system (ConB). Each of the connection systems (ConA; ConB) comprises a transceiver (IntA; IntB) adapted to convert a parallel signal received from the printed circuit board (BoardA; BoardB) into a serial stream transmitted to an end (WavA; WavB) of the waveguide via an antenna (AntA; AntB), and vice-versa.

SERIAL LINK INTERCONNECTION ARRANGEMENT FOR BACKPLANE
WITH EMBEDDED WAVEGUIDE

The present invention relates to a serial link interconnection arrangement for interconnecting a first printed circuit board with a second printed circuit board, both printed circuit boards being inserted in a backplane of a telecommunication system.

Current technology for interconnecting printed circuit boards PCB is using copper traces to connect connectors, with inserted boards, over a backplane. Current state of the art backplane technology is capable of providing 10 Gbps serial transmission between printed circuit boards over the backplane.

Standardization is working on 25 ... 28 Gbps serial transmission over such backplanes. The passive channels, comprising the backplane connectors and the copper tracks on the backplane, have proven to provide channels with a "limited" bandwidth. The current state of the art is less than 25 GHz and shows a quite strong attenuation over longer distances, typically found in backplanes up to 60 ... 100 cm.

However, for a number of applications, e.g. in telecommunication systems, even higher speed serial transmission would be desirable in order to limit the number of pins/transceivers and the associated power consumption.

An object of the present invention is to provide a serial link arrangement of the above known type but which provides a reliable high speed channel between two printed circuit boards PCB inserted in a backplane, e.g. for a serial link speed larger than 25 Gbps.

According to a characterizing embodiment of the invention, this object is achieved due to the fact that said serial link interconnection arrangement comprises a waveguide embedded in said backplane, that a first end of said waveguide is coupled to said first printed circuit board via a first connection system, whilst the second end of said waveguide is coupled to said second printed circuit board via a second connection system, and that each of said connection systems comprises a transceiver adapted to convert a parallel signal

received from the printed circuit board into a serial stream transmitted to an end of said waveguide via an antenna, and vice-versa.

In this way, a high speed serial link interconnection arrangement is provided wherein the connection systems, associated to the waveguide
5 embedded in the backplane, allow achieving transmission of information between the printed circuit boards by means of a very high speed serial stream, e.g. at a speed larger than 25 Gbps.

Another characterizing embodiment of the present invention is that each of said printed circuit boards is provided with an external connector adapted to
10 be coupled to a parallel connection bus of said transceiver.

Also another characterizing embodiment of the present invention is that said external connector is provided with a plurality of copper pads, and that said parallel connection bus is provided with a plurality of external pins adapted to be coupled to respective copper pads of said external connector.

15 In this way, the transmission of signals between the printed circuit board and the transceiver can be performed through a "low speed" parallel interface.

In a preferred characterizing embodiment of the present invention, said plurality of external pins is a Land Grid Array type connector.

The Land Grid Array LGA connector is generally known for connecting
20 a Central Processing Unit CPU to a motherboard. The LGA-type connector is advantageously used in the present invention for solving a number of issues with mechanical alignment and interconnectivity.

Also another characterizing embodiment of the present invention is that said transceiver is powered by the printed circuit board via said external
25 connector.

This is an easy and reliable way for providing power supply to the transceiver.

In a preferred characterizing embodiment of the present invention, said transceiver is mounted in a flexible way on said backplane.

30 In this way, the interconnection of the transceiver with the external connector is improved.

Further characterizing embodiments of the present high speed serial link interconnection arrangement are mentioned in the appended claims.

It is to be noticed that the terms "comprising" or "including", used in the claims, should not be interpreted as being restricted to the means listed
5 thereafter. Thus, the scope of an expression such as "a device comprising means A and B" should not be limited to an embodiment of a device consisting only of the means A and B. It means that, with respect to embodiments of the present invention, A and B are essential means of the device.

Similarly, it is to be noticed that the term "coupled", also used in the
10 claims, should not be interpreted as being restricted to direct connections only. Thus, the scope of the expression such as "a device A coupled to a device B" should not be limited to embodiments of a device wherein an output of device A is directly connected to an input of device B. It means that there may exist a path between an output of A and an input of B, which path may include other
15 devices or means.

The above and other objects and features of the invention will become more apparent and the invention itself will be best understood by referring to the following description of an embodiment taken in conjunction with the accompanying drawings wherein:

20 Fig. 1 represents a serial link interconnection arrangement according to the invention for a high speed interconnection between two printed circuit boards inserted in a backplane; and

Fig. 2 shows the connection system ConA of the serial link interconnection arrangement of Fig. 1 in more detail.

25 The present serial link interconnection arrangement provides a solution for the transmission of information from a printed circuit board BoardA to another printed circuit board BoardB by using waveguide technology in a backplane, e.g. of a telecommunication system, as represented at **Fig. 1**.

The printed circuit boards BoardA and BoardB are inserted in the
30 backplane and the waveguide is embedded in this backplane and has ends exiting from the backplane at locations close to the boards.

A first end WavA of the waveguide is coupled to the first board BoardA via a first connection system ConA, whilst the second end WavB of the waveguide is coupled to the second board BoardB via a second connection system ConB, similar to the first connection system ConA.

5 The connection systems ConA and ConB allow coupling the two boards BoardA and BoardB by a serial stream through the waveguide. To this end, each connection system ConA/ConB comprises a transceiver IntA/IntB adapted to convert a parallel signal received from a printed circuit board BoardA/BoardB into a serial stream transmitted to an end WavA/WavB of the waveguide via an
10 antenna AntA/AntB thereof, and vice-versa. The transceivers or transmit and receive circuits IntA and IntB incorporated in the connection systems of the backplane solves a number of issues with mechanical alignment and interconnectivity.

One of the two similar connection systems, e.g. ConA, is shown in more
15 detail at **Fig. 2**. The connection system ConA comprises two parts for interfacing with the waveguide embedded in the backplane:

- a first part fixed on the BoardA; and
- a second part fixed on the backplane.

The first part of the connection system ConA, which is an external
20 connector ExtA located on the board BoardA inserted in the backplane, provides a “low speed” parallel interface. The connection consists of, e.g., a small printed circuit board with copper pads PadA which will interface with the second part of the connection system.

The second part of the connection system ConA is located at the
25 backplane and consists of an active component, e.g. a transmitter IntA, which takes in the “low speed” parallel interface from the first part of the connection system ConA and transforms the parallel bus into a serial stream which is to be transmitted into the waveguide by the integrated antenna AntA.

The parallel connection bus of the transceiver IntA is coupled to the
30 external connector ExtA via external pins PinA adapted to be connected to

respective copper pads PadA of the printed circuit board BoardA. The external pins PinA preferably have the style of a Land Grid Array LGA.

The active component IntA can for instance be powered by the board BoardA inserted into a slot of the backplane through the same type of pins as
5 used for the parallel bus, i.e. via the external connector ExtA.

The active component or transceiver IntA is preferably mounted in a flexible way on the backplane such that proper alignment and proper contact can be made with the first part of the connection system ConA.

This alignment is improved by the land grid array LGA style of
10 connection system between the first part and the second part of the connection system and by a spring type of system Sprg between the active component IntA and the backplane to assure that the contact is made with sufficient force. The spring type of system Sprg further fixes the transceiver IntA to the backplane.

It is to be noted that although only the design and operation of the
15 connection system ConA of the serial link interconnection arrangement has been explained above, the reverse happens at the receiver side, i.e. at the location of the printed circuit board BoardB. In **Fig. 1** the same labels are used for BoardB as for BoardA, only the final letter A is then replaced by B.

A final remark is that embodiments of the present invention are
20 described above in terms of functional blocks. From the functional description of these blocks, given above, it will be apparent for a person skilled in the art of designing electronic devices how embodiments of these blocks can be manufactured with well-known electronic components. A detailed architecture of the contents of the functional blocks hence is not given.

25 While the principles of the invention have been described above in connection with specific apparatus, it is to be clearly understood that this description is merely made by way of example and not as a limitation on the scope of the invention, as defined in the appended claims.

CLAIMS

1. A serial link interconnection arrangement for interconnecting a first printed circuit board (BoardA) with a second printed circuit board (BoardB), both
5 printed circuit boards being inserted in a backplane of a telecommunication system,

characterized in that said serial link interconnection arrangement comprises a waveguide embedded in said backplane,

in that a first end (WavA) of said waveguide is coupled to said first
10 printed circuit board (BoardA) via a first connection system (ConA), whilst the second end (WavB) of said waveguide is coupled to said second printed circuit board (BoardB) via a second connection system (ConB),

and in that each of said connection systems (ConA; ConB) comprises a transceiver (IntA; IntB) adapted to convert a parallel signal received from the
15 printed circuit board (BoardA; BoardB) into a serial stream transmitted to an end (WavA; WavB) of said waveguide via an antenna (AntA; AntB), and vice-versa.

2. The serial link interconnection arrangement according to claim 1,
characterized in that each of said printed circuit boards (BoardA; BoardB) is
20 provided with an external connector (ExtA; ExtB) adapted to be coupled to a parallel connection bus of said transceiver (IntA; IntB).

3. The serial link interconnection arrangement according to claim 2,
characterized in that said external connector (ExtA; ExtB) is provided
25 with a plurality of copper pads (PadA; PadB),

and in that said parallel connection bus is provided with a plurality of external pins (PinA; PinB) adapted to be coupled to respective copper pads (PadA; PadB) of said external connector (ExtA; ExtB).

4. The serial link interconnection arrangement according to claim 2, **characterized in that** said external connector (ExtA; ExtB) is a small printed circuit board.

5 5. The serial link interconnection arrangement according to claim 3, **characterized in that** said plurality of external pins (PinA; PinB) has a Land Grid Array (LGA) style.

10 6. The serial link interconnection arrangement according to claim 2, **characterized in that** said transceiver (IntA; IntB) is powered by the printed circuit board (BoardA; BoardB) via said external connector (ExtA; ExtB).

15 7. The serial link interconnection arrangement according to claim 1, **characterized in that** said antenna (AntA; AntB) is engaged into said waveguide and is adapted to transmit signals from said transceiver (IntA; IntB) to said waveguide, and vice-versa.

20 8. The serial link interconnection arrangement according to claim 1, **characterized in that** said parallel signal of said printed circuit board (BoardA; BoardB) is a relatively low speed signal.

25 9. The serial link interconnection arrangement according to claim 1, **characterized in that** said transceiver (IntA; IntB) is mounted in a flexible way on said backplane.

30 10. The serial link interconnection arrangement according to claim 9, **characterized in that** said transceiver (IntA; IntB) is fixed to said backplane by means of springs (Sprg).




Fig. 1




Fig. 2