PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6:
H04L 7/033
A1
(11) International Publication Number: WO 97/42731
(43) International Publication Date: 13 November 1997 (13.11.97)

(21) International Application Number: PCT/US97/07413

(22) International Filing Date: 1 May 1997 (01.05.97)

(30) Priority Data: 08/646,450 7 May 1996 (07.05.96) US

(71) Applicant: SILICON IMAGE, INC. [US/US]; Suite 222, 1032 Elwell Court, Palo Alto, CA 94303 (US).

(72) Inventors: LEE, Kyeongho; 523 Walker Drive #9, Mountain View, CA 94043 (US). JEONG, Deog-Kyoon; 3351 Alma Street #307, Palo Alto, CA 94306 (US).

(74) Agents: OKAMOTO, James, K. et al.; Fenwick & West LLP, Suite 700, Two Palo Alto Square, Palo Alto, CA 94306 (US). (81) Designated States: AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, DE, DK, EE, ES, FI, GB, GE, GH, HU, IL, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, TJ, TM, TR, TT, UA, UG, UZ, VN, YU, ARIPO patent (GH, KE, LS, MW, SD, SZ, UG), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, ML, MR, NE, SN, TD, TG).

Published


With international search report.

Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.

(54) Title: SYSTEM AND METHOD FOR HIGH-SPEED SKEW-INSENSITIVE MULTI-CHANNEL DATA TRANSMISSION

(57) Abstract

A method and apparatus is disclosed that receives a multi-channel digital serial encoded signal and converting it into a synchronized set of binary characters. A charge pump phase-locked loop receives a transmitted reference clock and derives a multi-phase clock from the reference clock. The multi-phase clock is used to control a plurality of multi-bit block assembly circuits. Each assembly circuit receives one channel of the digital signal and produces a multi-bit block or character. The multi-bit block assembly circuit includes an oversampler, a digital phase-locked loop and a byte synchronizer. The oversampler ovesamples the received digital signal under control of the multiphase clock and produces a sequence of oversampled binary data. The digital phaselocked loop receives the oversampled data and selects samples from it depending on the skew characteristics of the sample. The byte synchronizer assembles a sequence of selected bits into a bit block, or character. An in-



terchannel synchronizer receives as input the characters produced by each of the multi-bit block assembly circuits, and selectively delays output of the received characters in order to synchronize the characters of each channel with one another.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Агтеліа	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
ΑU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav	TM	Turkmenistan
BF	Burkina Faso	GR	Greece		Republic of Macedonia	TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	1E	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	II.	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	us	United States of America
CA	Canada	IT	Italy	MX	Mexico	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	zw	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's	NZ	New Zealand		
CM	Cameroon		Republic of Korea	PL	Poland		
ĊN	China	KR	Republic of Korea	PT	Portugal		
CU	Cuba	KZ	Kazakstan	RO	Romania		
CZ	Czech Republic	LC	Saint Lucia	RU	Russian Federation		
DE	Germany	LI	Liechtenstein	SD	Sudan		
DK	Denmark	LK	Sri Lanka	SE	Sweden		
EE	Estonia	LR	Liberia	SG	Singapore		

1 SYSTEM AND METHOD FOR HIGH-SPEED SKEW-2 INSENSITIVE MULTI-CHANNEL DATA 3 4 **TRANSMISSION** 5 6 **BACKGROUND** 7 8 **Technical Field** 9 The invention relates to a system and method for producing a set of synchronized 10 11 binary signals from a multi-channel serial signal, and, more particularly, for receiving 12 multi-channel serial signals, correcting for skew in the sampling of each serial signal, 13 and synchronizing binary characters in a channel with their counterparts in other 14 channels. 15 16 Background and Objects of the Invention 17 18 One problem in sampling a serial data stream is the problem of clock skew. Clock 19 skew occurs when a recovered clock signal, whose phase is used to determine the time 20 at which to sample the serial signal, is out of phase with the serial signal. This can 21 occur, for example, if the wire or other medium carrying the clock signal is of a 22 different length or density from the wire or other medium carrying the serial data 23 signal. 24 One way of dealing with a skew condition is to oversample the received serial signal; 25 that it, so sample the received signal more than one time during the expected duration 26 of each bit signal. By selecting multiple samples, a skew condition can be detected 27 and, by using the values captured in the majority of the oversamples, and ignoring 28 29 minority spurious values captured as a result of skew. A problem with this approach, 30 however, is that it fails for large skews, where a majority of oversamples may actually be of an adjacent transmitted bit rather than of the intended bit. This is particularly 31

1 likely to occur when a small skew has been propagated over a length of time, resulting in a large accumulated skew. It is therefore desirable to have a means of detecting 2 3 occurrences of skew and adjusting oversampling to compensate for the observed skew 4 and eliminate the skew in subsequent oversamples. 5 It is further desirable to be have a means of combining multiple serial signals into a 6 7 single composite signal, adjusting for any variations in arrival time of each of the serial 8 signals. 9 10 **SUMMARY OF THE INVENTION** 11 12 The present invention is directed to a method and apparatus for receiving a multichannel digital serial encoded signal and converting the received signal into a 13 14 synchronized set of binary characters. In one aspect of the invention, a charge pump 15 phase-locked loop receives a transmitted reference clock and derives a multi-phase 16 clock from the reference clock. The multi-phase clock is used to control a plurality of 17 multi-bit block assembly circuits. Each assembly circuit receives one channel of the 18 digital signal and produces a multi-bit block or character. The multi-bit block assembly 19 circuit includes an oversampler, a digital phase-locked loop and a byte synchronizer. The oversampler oversamples the received digital signal under control of the 20 21 multiphase clock and produces a sequence of oversampled binary data. The digital phase-locked loop receives the oversampled data and selects samples from it 22 23 depending on the skew characteristics of the sample. The byte synchronizer assembles 24 a sequence of selected bits into a bit block, or character. An interchannel synchronizer 25 receives as input the characters produced by each of the multi-bit block assembly 26 circuits, and selectively delays output of the received characters in order to 27 synchronize the characters of each channel with one another. 28 In another aspect of the invention, a digital phase-locked loop includes a phase aligning 29 window, responsive to a phase selection signal value, that receives oversampled binary 30 31 signals and produces a set of phase-aligned binary signals according to the value of the phase selection signal. A phase detection logic circuit receives the phase-aligned 32 binary signals and produces a phase detection signal that characterizes the phase of the 33

received signal. A digital loop filter accordingly produces a set of phase adjustment 1 2 recommendation signals, which selectively recommend a phase correction. A phase-3 adjusting finite state machine receives the phase-adjustment recommendation signal and derives a phase selection signal that is fed back to the phase aligning window 4 5 6 In another aspect of the invention, the phase condition of an oversampled binary signal 7 is detected. A phase detection logic circuit receives as input a plurality of binary 8 signals and produces a phase detection signal. The phase detection logic circuit 9 includes a plurality of phase-detecting cells that produce a phase signal having a logic 10 value indicative of the phase of the received signal. The phase signal is presented to an up-down decision logic circuit, which produces a composite phase signal indicating 11 12 whether the received binary signal is consistently out of phase in the same direction. 13 14 In another aspect of the invention, a phase of an oversampled binary signal is adjusted. 15 A digital loop filter receives a series of composite phase signals and produces a tristate 16 phase adjustment recommendation signal indicating whether the oversampled signal is 17 out of phase in a first direction, out of phase in a second direction, or in phase. A 18 phase-adjusting finite state machine processes the tristate signal and produces a phase 19 adjustment signal which may be used by a phase adjustment circuit to adjust the phase 20 of further received signals. 21 22 In another aspect of the invention, a plurality of multi-bit characters received on 23 multiple channels are synchronized with one another. A set of preamble signals are 24 detected by means of a predetermined out-of-band preamble character, and used to 25 control a data enable signal that indicates whether a character being processed is a 26 preamble character or a data character. The enable signals of each channel are used to selectively delay output of a received data character until the preamble period has 27 28 ended for all channels, thereby assuring synchronization among the channels. 29 30 Additional features of the invention will become apparent upon examination of the 31 description that follows, particularly with reference to the accompanying drawings. 32

1	DESCRIPTION OF THE DRAWINGS
2	
3	The aspects of the present invention will be better understood by reference to the
4	drawings, in which:
5	
6	Figure 1A depicts a conventional sampling of a serial data stream, without significant
7	clock skew;
8	Figure 1B depicts a conventional sampling of a serial data stream, with a significant
9	clock skew condition;
10	Figure 2 depicts an overview of an embodiment of the data recovery system of the
11	present invention;
12	Figure 3 depicts the relationships among received serial data, a reference clock and a
13	multiphase clock;
14	Figure 4 depicts an example of the operation of the oversampler the present invention
15	for a cycle of each phase of a multiphase clock;
16	Figure 5 depicts the operation of the oversampler for a cycle of a multiphase clock in
17	which samples are significantly out of synchronization;
18	Figure 6 depicts the interaction of the oversampler and a digital phase-locked loop;
19	Figures 7A through 7D depict the operation of the phase aligning window of the
20	present invention,
21	Figure 8 depicts an example of a circuit to implement the phase aligning window of the
22	present invention;
23	Figure 9 depicts the operation of a phase detection logic circuit of the present
24	invention;
25	Figure 10 depicts the operation of a phase-detecting cell of the present invention;
26	Figure 11 depicts the operation of the up-down decision logic of the present invention
27	Figure 12 depicts a state diagram for a digital loop filter of the present invention;
28	Figure 13 depicts a logic diagram of a circuit implementing a digital loop filter of the
2 9	present invention;
30	Figure 14 depicts a state diagram for a finite state machine of the present invention;
31	Figure 15 depicts a logic diagram of a circuit implementing the finite state machine of
32	the present invention;

Figure 16 depicts the frame synchronization circuit of the present invention; 1 2 Figure 17 depicts the frame detect logic of the present invention in further detail; 3 Figure 18 depicts the detection cell of the present invention in detail; Figure 19 depicts the mapping performed by a mapping block in a detection cell; 4 5 Figure 20 depicts the interchannel synchronizer of the present invention; 6 Figure 21 depicts the delay adjustment block of the present invention in detail, 7 Figure 22 depicts a timeline for the synchronization block of the present invention in 8 normal operation; and Figure 23 depicts a timeline for the synchronization block of the present invention 9 10 where one 10-bit signal is arriving early. 11 12 DETAILED DESCRIPTION 13 14 Introduction 15 16 Figure 1A depicts a conventional sampling of a serial data stream, without significant clock skew. Received clock signal 1 indicates a clock signal recovered from an 17 18 accompanying serial line. PLL clock signal 3 indicates a clock signal generated by a 19 phase locked loop in response to received clock signal 1. Data is sampled according to 20 the PLL clock signal 3. Conventionally, a sample of serial signal 5 is made with each 21 falling edge of PLL clock signal 3. Figure 1A depicts the PLL clock signal 3 in exact 22 synchronization with received serial signal 5, as shown by correct sampling points 7. 23 24 Figure 1B depicts the same conventional sampling of a serial data stream, with a 25 significant clock skew condition. As in figure 1A, received clock signal 1 indicates a clock signal recovered from an accompanying serial line. PLL clock signal 3 indicates 26 a clock signal generated by a phase locked loop in response to received clock signal 1. 27 28 Data is sampled according to the PLL clock signal 3. However, in the case depicted in 29 figure 1B, the PLL clock signal 3 is out of phase from serial signal 5. As a result, 30 serial signal 5 is not sampled near the center of the bit, but is instead sampled at 31 incorrect sample point 9. Incorrect sample point 9 is some distance, represented by 32 skew distance 11, from the optimal sampling point. As a result serial signal 5 may be incorrectly measured as having a value different from that of the transmitted value. 33

1 2 Figure 2 depicts an overview of an embodiment of the data recovery system of the 3 present invention. Charge-pump phase-locked loop (PLL) 20 receives a transmitted 4 reference clock 22. Concurrent with the transmission of reference clock 22, one or 5 more multi-bit block assembly circuits 25 receive as input transmitted serial data 28. 6 and produce as output a skewless data character. Optionally, each skewless data 7 character is provided as input to an inter-channel synchronization circuit 34. The inter-8 channel synchronization circuit 34 selectively delays one or more of the received 9 skewless characters and produces as output a synchronized multi-channel signal 10 comprising each of the received skewless characters. The embodiment depicted in figure 2 uses multi-bit block assembly circuits to produce a three-channel composite 11 12 signal, and is therefore particularly well-suited to the transmission of a video signal 13 employing a composite RGB signal made up of a signal for each of the Red, Green and 14 Blue signals used to compose the RGB signal. 15 16 Each multi-bit block assembly circuit 25 comprises an oversampler 26, a digital phase-17 locked loop (DPPL) 30 and a byte synchronizer 32, as is more fully disclosed herein. 18 19 **Oversampler Operation** 20 21 In operation, oversamplers 26 receive as input transmitted serial data 28, which is 22 transmitted at a predetermined number of bits per second (bps). The frequency of 23 transmitted reference clock 22 and the bps of transmitted serial data 28 is chosen so 24 that the number of bits of transmitted serial data 28 transmitted in one duty cycle of 25 reference clock 22 is equal to the number of bits in a unit to be decoded, ordinarily one 26 character. For example, if the invention is implemented to decode a unit of one ten-bit 27 character at a time, and reference clock 22 has a frequency of N MHz, serial data 28 28 will be transmitted at the rate of 10xN Mbps. For example, if the received data rate is 29 650 Mbps, reference clock 22 will have a frequency of 65 MHz. 30 31 In response to reference clock 22, PLL 20 generates a multiphase clock signal 24. 32 Multiphase clock signal 24 has a frequency and phase such that a plurality of clock 33 edges are asserted in the amount of time needed for the receipt of each bit received

from transmitted serial data 28. For example, a multiphase clock signal 24 having a 1 phase of 12 and having a frequency of 2.5xN MHz enables three clock edges to be 2 3 asserted for each bit of received serial data 28. 4 Figure 3 depicts the relationships among received serial data 28, reference clock 22 5 6 and multiphase clock 24. The depicted embodiment is of a reference clock 22 having a 7 frequency of NMHz, serial data 28 transmitted at 10xN Mbps, and multiphase clock 24 8 having a phase of 12 and a frequency of 2.5M Hz. Serial data 28 comprises a plurality 9 of 10 serial data bits 28-1 through 28-10. Multiphase clock 24 comprises a plurality of 10 clock signals 24-1 through 24-12, each of which clock signals has a frequency of 2.5M Hz, and each of which is equally spaced in phase from its adjacent clock signal. The 11 frequencies of clock signals 24-1 through 24-12 are such that a predetermined number, 12 three in the example, of rising edges of the multiphase clock 24 occur during each bit 13 28-1 through 28-10. For example, rising edges of clocks 24-1, 24-2 and 24-3 occur 14 15 during the duration of bit 28-1; rising edges of clocks 24-4, 24-5 and 24-6 occur 16 during the duration of bit 28-2, and so on. 17 18 Figure 4 depicts an example of the operation of oversampler 26 for a cycle of each of 19 clock 24-1 through 24-12. The example depicted shows four input bits, bits 28-1 20 through 28-4, being sampled in accordance with clocks 24-1 through 24-12, producing as output oversampled data 40, designated as 12 binary values S[0:11]. In the example 21 22 depicted, bits 28-1 and 28-3 each have a value of 'I' and bits 28-2 and 28-4 each have a 23 value of '0'. Bit 28-1 is sampled according to clocks 24-1, 24-2 and 24-3 for a total of 24 three samples, producing oversampled data s[0], S[1], and S[2]. Bit 28-2 is sampled 25 according to clocks 24-4, 24-5 and 24-6 for a total of three samples, producing 26 oversampled data S[3], S[4], and S[5]. Bit 28-3 is sampled according to clocks 24-7, 27 24-7 and 24-9 for a total of three samples, producing oversampled data S[6], S[7], and 28 S[8]. Bit 28-4 is sampled according to clocks 24-10, 24-11 and 24-12 for a total of three samples, producing oversampled data S[9], S[10], and S[11]. 29 30 31 It will be noted that the example depicted shown in Figure 4 assumes that clocks 24-1 32 through 24-12 are in perfect synchronization with bits 28-1 through 28-4. As a result, each of the values of sample sets S[0:2], S[3:5], S[6:8] and S[9:11] are correctly 33

1 sampled. In contrast, Figure 5 depicts the operation of the oversampler 26 for a cycle 2 in which clock 24-1 through 24-12 are significantly out of synchronization with bits 3 28-1 through 28-4. It will be noted that sampled bits S[0] and S[1] sample the correct received bit 28-1, yielding a correctly sampled value '1', but that sampled bit S[2] 4 5 samples incorrect input bit 28-2 rather than correct received bit 28-1, resulting in an 6 erroneous value of '0'. Likewise, sampled bits S[3:4], S[6:7] and S[9:10] correctly 7 sample received bits 28-2, 28-3 and 28-4 respectively. However, sampled bit S[5] 8 erroneously samples received bit 28-3, sampled bit S[8] erroneously samples received 9 bit 28-4, and sampled bit S[11] erroneously samples received bit 28-5. Despite the 10 errors in sampling induced by the lack of synchronization, it will be noted that the 11 center oversampled bit in each group of three (e.g., S[1], S[4], S[7] and S[10] of 12 groups S[0:2], S[3:5], S[6:8] and S[9:11], respectively) are correctly sampled despite 13 the skew. 14 15 Digital Phase Locked Loop Operation Overview 16 17 Figure 6 depicts the interaction of oversampler 26 and DPLL 30, and an overview of 18 the operation of DPLL 30. Following oversampling, oversampler 26 provides a 14-bit 19 signal 60 as output to DPLL 30. the 14-bit signal comprises S[0:11] and two 20 additional bits. One additional bit is the last bit sampled from the previous operation of 21 oversampler 26 (i.e., the value sampled for S[11] in the previous sampling iteration), 22 denoted as S'[11]. The other additional bit is the first bit sampled from the next 23 operation of oversampler 26 (i.e., the value that will be used for S[0] in the next 24 sampling interation), denoted as S"[0] in order to obtain the bit value for S"[0], the 25 output of oversampler 26 is delayed for one phase of multiphase clock 24. 26 27 DPPL 30 comprises a phase aligning window 50, a phase detection logic circuit 52, a 28 digital loop filter 54, and a phase-aligning finite state machine (FSM) 56. Phase 29 aligning window 50 selects 12 of the 14 bits S'[11], S[0:11] and S"[0] according to the 30 value of a phase selection signal 58 generated by FSM 56 as more fully describe herein, 31 thereby producing a 12-bit signal 62. In addition, phase aligning window 50 derives a 32 4-bit subset signal from 12-bit signal 62, and provides 4-bit subset signal 64 as input to 33 byte synchronization circuit 32. Phase selection logic circuit 52 inspects 12-bit signal

1 62 and determines whether the signal indicates an out-of-phase condition. Phase selection logic circuit 52 asserts as output two phase detection signals, UPF 66 and 2 3 DOWNF 68. Phase detection signals UPF 66 and DOWNF 68 are provided as input to digital loop filter 54. Digital loop filter 54 determines whether a sufficient number 4 5 of consecutive phase conditions of like polarity have been detected, and generates a set of three phase correction recommendation signals denoted as UPT 70, HOLD 72 and 6 DOWNT 74. FSM 56 takes as input signals UPT 70, HOLD 72 and DOWNT 74 and 7 8 generates a phase selection signal 58, which is used by phase aligning window 50 as 9 noted above. 10 11 The operation and interactions of the various component parts of DPPL 30 will be 12 understood with reference to the detailed description of each component as set forth 13 herein. 14 15 Phase Aligning Window 16 17 Figures 7A through 7C depict the normal operation of the phase aligning window 50. 18 As previously described, 14-bit input signal 50 comprises bit S'[11], twelve bits 19 S[0:11] and bit S"[0]. Phase aligning window selects 12 bits from 14-bit input signal 20 60 to form 12-bit signal 62 denoted as bits Q[0:11]. The twelve bits are selected based on the value of phase selection signal 58. Phase selection signal 58 has one of three 21 22 values: '010' indicates that no skew has been detected; '100' indicates that a low skew 23 has been detected; and '001' indicates that a high skew has been detected. It will be 24 noted that, because phase selection signal 58 has only three values, it may be 25 alternatively represented by a two-bit signal. However, the use of one bit for each 26 skew condition has an advantage of simplifying the digital circuitry needed to 27 implement the invention. 28 Following the production of 12-bit signal Q[0:11] 62, the 12-bit signal will be analyzed 29 for skew to produce a new value for phase selection signal 58 as disclosed more fully 30 31 herein, and the results will be used in future iterations of phase aligning window 50. In 32 addition, phase aligning window 58 selects bits Q[1, 4, 7, and 10] and asserts those for 33 bits as 4-bit signal 64.

1	
2	Figure 7A depicts the normal operation of phase aligning window 50 when 14-bit input
3	signal 60 is without skew. Phase selection signal 58 has a value of '010', indicating that
4	no sampling skew has been detected, and that therefore no sampling skew needs to be
5	corrected. As a result, phase aligning window 50 selects bits S[0:11] and passes the
6	resulting output as 12-bit signal 62. That is, Q[N] is set to the value of S[N] for each N
7	in the range 0:11.
8	
9	Figure 7B depicts the normal operation of phase aligning window 50 when 14-bit input
10	signal 60 is expected to be skewed low. Phase selection signal 58 has a value of '100',
11	indicating that a low skew has been detected, and that therefore a low skew needs to
12	be corrected. As a result, phase aligning window 50 selects bit S'[11] and eleven bits
13	S[0:10] and passes the resulting output as 12-bit signal 62. That is, Q[0] is set to the
14	value of S'[11], and Q[N] is set to the value of S[N-1] for each N in the range 1:11,
15	thereby compensating for the detected skew.
16	
17	Figure 7C depicts the normal operation of phase aligning window 50 when 14-bit input
18	signal 60 is expected to be skewed high. Phase selection signal 58 has a value of '001',
19	indicating that a high skew has been detected, and that therefore a high skew needs to
20	be corrected. As a result, phase aligning window 50 selects eleven bits S[1:11] and bit
21	S"[0] and passes the resulting output as 12-bit signal 62. That is, Q[N] is set to the
22	value of S[N+1] for each N in the range 0:10, and Q[11] is set to the value of S"[0],
23	thereby compensating for the detected skew.
24	
25	Figure 7D depicts the operation of phase aligning window 50 when 14-bit input signal
26	60 is not expected to be skewed, but in fact is skewed low. Phase selection signal 58
27	has a value of '010', indicating that no sampling skew has been detected, and that
28	therefore no sampling skew needs to be corrected. As a result, as in Figure 7A, phase
29	aligning window 50 selects bits S[0:11] and passes the resulting output as 12-bit signal
30	62. Because phase aligning window 58 did not correct for the skew condition, the
31	skew condition is retained in 12-bit signal 62 for further analysis as more fully
32	disclosed herein. It will be noted that despite the skew, 4-bit signal 64 is correctly
33	recovered.

1	
2	Figure 8 depicts an example of a circuit to implement phase aligning window 50.
3	Multiplexor 76 takes as input three 12-bit signals: one 12-bit signal comprising S'[11]
4	and S[0:10]; one 12-bit signal comprising S[0:11]; and one 12 bit signal comprising
5	S[1:11] and S"[0]. Multiplexor 76 selects among the three 12-bit signals according to
6	the value of phase selection signal 58 and produces as output 12-bit signal 62 denoted
7	as Q[0:11]. 12-bit signal 62 is then passed to phase detection logic circuit 52 for
8	analysis, and the four bits denoted as Q[1, 4, 7 and 10] are passed to byte
9	synchronizing circuit 32.
10	
11	Phase Detection Logic Circuit
12	
13	Figure 9 depicts the operation of phase detection logic circuit 52. Phase detection logic
14	circuit 52 inspects 12-bit signal 62 to determine whether the signal is the subject of
15	skew. phase detection logic circuit 52 comprises a plurality of phase detecting cells 80
16	and up-down decision logic 82. Bits Q[0:11] are separated into N+1 bit groups 78
17	comprising three bits each. In a sample embodiment, N is equal to 3 and the 4 bit
18	groups 78 comprise bits Q[0:2], Q[3:5], Q[6:8] and Q[9:11]. Each bit group 78 is
19	provided to a phase-detecting cell 80.
2 0	
21	Figure 10 depicts the operation of phase-detecting cell 80. The Nth phase detecting
22	cell 80 takes as input a three-bit group 78 denoted as Q[3N], Q[3N+1] and Q[3N+2]
23	where N is a value between 0 and 3 in the sample embodiment. For example, for N=2,
24	a phase-detecting cell in the sample embodiment will take as input Q[6], Q[7] and
25	Q[8].
26	
27	If Q[3N], Q[3N+1] and Q[3N+2] all have the same binary value (i.e., all three signals
28	are equal to '0' or all three signals are equal to '1'), UP[N] and DOWN[N] are set to '0'
29	to indicate that no skew was detected for this bit group 78. If Q[3N] is equal in value
30	to Q[3N+1], and different in value from Q[3N+2], UP[N] is set to logic value '0' and
31	DOWN[N] is set to logic value '1', to indicate that a downward skew was detected for
32	bit group 78. If O[3N+1] is equal in value to O[3N+2], and different in value from

Q[3N], UP[N] is set to logic value '1' and DOWN[N] is set to logic value '0', to 1 indicate that a downward skew was detected for bit group 78. 2 3 Following evaluation of all N+1 bit groups 78 to produce N+1 sets of UP[N] and 4 5 DOWN[N] signals, up-down decision logic 82 evaluates the UP[N] and DOWN[N] signals to determine whether sufficient skew was detected to recommend a phase 6 7 adjustment. Figure 11 depicts the operation of up-down decision logic 82. Up-down decision logic 82 provides UP[0:N] as input to adder 84. Adder 84 sums the number 8 9 of 'l' signals asserted in the UP[0:N] signal set and provides the sum to comparator 86. 10 Comparator 86 sets signal UPF 66 to a logic value '1' if the count is greater or equal to 11 2, and to logic value '0' otherwise. Likewise, up-down decision logic 82 provides DOWN[0:N] as input to adder 88. Adder 88 sums the number of '1' signals asserted in 12 13 the DOWN[0:N] signal set and provides the sum to comparator 90. Comparator 90 sets signal DOWNF 68 to a logic value '1' if the count is greater or equal to 2, and to 14 15 logic value '0' otherwise. 16 17 Referring again to figure 6, phase detection logic circuit 52 passes signal UPF 66 and 18 signal DOWNF 68 to digital loop filter 54 for additional processing. 19 20 Digital Loop Filter 21 22 Digital loop filter 54 receives as input signal UPF 66 and signal DOWNF 68. When a 23 predetermined number (e.g., four) of consecutive signals UPF 66 are received having a 24 logic value '1', digital loop filter 54 sets signal UPT 70 to logic value '1' and sets signals 25 HOLD 72 and DOWNT 74 to logic value '0'. When a predetermined number (e.g., 26 four) of consecutive signals DOWNF 68 are received having a logic value '1', digital loop filter 54 sets signal DOWNT 74 to logic value '1' and sets signals HOLD 72 and 27 28 UPT 70 to logic value '0'. When neither a predetermined number (e.g., four) of 29 consecutive signals UPF 66 nor a predetermined number (e.g., four) of consecutive 30 signals DOWNF 68 are received having a logic value '1', digital loop filter 54 sets 31 signal HOLD 72 to logic value '1' and sets signals UPT 70 and DOWNT 74 to logic 32 value '0'.

1	
2	Figure 12 depicts a state diagram for digital loop filter 54. Digital loop filter 54
3	operates in a plurality of states. Each operating state may be of a type H, type U, or
4	type D. An H-type state is characterized by asserting a signal HOLD 72 with a logic
5	value '1', asserting a signal UPT 70 having a logic value '0' and asserting a signal
6	DOWNT 74 having a logic value '0'. A U-type state is characterized by asserting a
7	signal HOLD 72 with a logic value '0', asserting a signal UPT 70 having a logic value
8	'I' and asserting a signal DOWNT 74 having a logic value '0'. A D-type state is
9	characterized by asserting a signal HOLD 72 with a logic value '0', asserting a signal
10	UPT 70 having a logic value '0' and asserting a signal DOWNT 74 having a logic value
11	Tr.
12	
13	As shown in Figure 12, digital loop filter 54 transits from state to state in response to
14	received signals UPF 66 and DOWNF 68. Digital Loop Filter 54 initially begins
15	execution in initial H-type state 102. In response to signal UPF 66 having a logic value
16	'1', digital loop filter 54 transits to H-type state 104. Upon transiting to H-type state
17	104, digital loop filter 54 emits a HOLD signal 72 having a logic value '1', an UPT
18	signal 70 having a logic value '0' and a DOWNT signal 74 having a logic value '0'. If
19	digital loop filter 54 in H-type state 102 receives a signal DOWNF 68 having a logic
20	value '1', digital loop filter 54 transits to H-type state 114. Upon transiting to H-type
21	state 114, digital loop filter 54 emits a HOLD signal 72 having a logic value '1', an
22	UPT signal 70 having a logic value '0' and a DOWNT signal 74 having a logic value '0'.
23	It will be noted that in H-type states 104, 106 and 108, receipt of any instance of UPF
24	signal 66 having a logic value '0' causes digital loop filter 54 to revert to initial H-type
25	state 102. It will likewise be noted that in H-type states 114, 116 and 118, receipt of
26	any instance of DOWNF signal 68 having a logic value '0' causes digital loop filter 54
27	to revert to initial H-type state 102.
28	
29	After four consecutive instances of an UPF signal 66 having a logic value 'l', digital
30	loop filter 54 transits to U-type state 110. Upon transiting to U-type state 110, digital
3]	loop filter 54 emits a HOLD signal 72 having a logic value '0', an UPT signal 70 having
32	a logic value '1' and a DOWNT signal 74 having a logic value '0'. In the next iteration

1	digital loop filter 54 transits to initial H-type state 102 regardless of the value of UPF
2	signal 66.
3	
4	Likewise, after four consecutive instances of an DOWNF signal 68 having a logic
5	value '1', digital loop filter 54 transits to D-type state 120. Upon transiting to D-type
6	state 120, digital loop filter 54 emits a HOLD signal 72 having a logic value '0', an
7	UPT signal 70 having a logic value '0' and a DOWNT signal 74 having a logic value '1'.
8	In the next iteration, digital loop filter 54 transits to initial H-type state 102 regardless
9	of the value of DOWNF signal 68.
10	
11	Figure 13 depicts a logic diagram of a circuit implementing digital loop filter 54.
12	
13	Phase-Adjusting Finite State Machine
14	
15	Phase-adjusting finite state machine (FSM) 56 receives as input signal UPT 70, signal
16	HOLD 72 and signal DOWNT 74. FSM 56 asserts as output a phase selection signal
17	58 that communicates to oversampler 26 whether to adjust its sampling as previously
18	disclosed. Phase selection signal 58 is a tristate signal having a value indicating
19	whether oversampler 26 should adjust its sampling upward, adjust its sampling
20	downward, or maintain its current sampling. Phase selection signal 58 is most
21	conveniently implemented by use of a three-bit signal, in which each bit corresponds to
22	one of the possible states of the signal. For example, bit 0 of the three bits may
23	indicate a request for an upward adjustment, bit 1 may be used to indicate a request to
24	maintain the current sampling, and bit 2 may be used to request a downward
25	adjustment.
26	
27	Figure 14 depicts a state diagram for FSM 56. FSM 56 54 operates in a plurality of
28	states. A first operating state is phase0 state 150. Phase0 state 150 is characterized by
29	asserting a phase selection signal 58 requesting a downward adjustment, e.g., having a
30	logic value '100'. A second operating state is phase1 state 152. Phase1 state 152 is
31	characterized by asserting a phase selection signal 58 requesting maintenance of the
32	current sampling configuration, e.g., having a logic value '010'. A third operating state

1	is phase2 state 154. Phase2 state 154 is characterized by asserting a phase selection
2	signal 58 requesting an upward sampling adjustment, e.g., having a logic value '001'.
3	
4	FSM 56 transits from one state to another state depending on the values of input
5	signals UPT 70, HOLD 72 and DOWN 74 as shown in figure 14. As shown in figure
6	14, FSM transits from state Phase0 150 to state Phase1 152 in response to UPT signal
7	70 having a logic value '1' or to state Phase2 154 in response to DOWNT signal 74
8	having a logic value '1'; otherwise (i.e., HOLD signal 72 having a logic value '1'), FSM
9	56 remains in state Phase0 150. Likewise, FSM 56 transits from state Phase1 152 to
10	state Phase2 154 in response to UPT signal 70 having a logic value '1' or to state
11	Phase0 150 in response to DOWNT signal 74 having a logic value 'l'; otherwise (i.e.,
12	HOLD signal 72 having a logic value '1'), FSM 56 remains in state Phasel 152.
13	Finally, FSM 56 transits from state Phase2 154 to state Phase0 150 in response to UPT
14	signal 70 having a logic value 'l' or to state Phasel 152 in response to DOWNT signal
15	74 having a logic value '1'; otherwise (i.e., HOLD signal 72 having a logic value '1'),
16	FSM 56 remains in state Phase2 154.
17	
18	Figure 15 depicts a logic diagram of a circuit implementing FSM 56.
18 19	Figure 15 depicts a logic diagram of a circuit implementing FSM 56.
	Figure 15 depicts a logic diagram of a circuit implementing FSM 56. Digital Phase-Locked Loop Output
19	
19 2 0	
19 20 21	Digital Phase-Locked Loop Output
19 20 21 22	Digital Phase-Locked Loop Output As previously described, and as depicted in figures 7A through 7C, phase aligning
19 20 21 22 23	Digital Phase-Locked Loop Output As previously described, and as depicted in figures 7A through 7C, phase aligning window 50 selects a subset of bits from 14-bit input signal 60 in accordance with phase
19 20 21 22 23 24	Digital Phase-Locked Loop Output As previously described, and as depicted in figures 7A through 7C, phase aligning window 50 selects a subset of bits from 14-bit input signal 60 in accordance with phase selection signal 58, and presents the subset as 12-bit output signal Q[0:11] 62.
19 20 21 22 23 24 25	Digital Phase-Locked Loop Output As previously described, and as depicted in figures 7A through 7C, phase aligning window 50 selects a subset of bits from 14-bit input signal 60 in accordance with phase selection signal 58, and presents the subset as 12-bit output signal Q[0:11] 62. Additionally, as previously described a four-bit signal 64 comprising bits Q[1, 4, 7, and
19 20 21 22 23 24 25 26	Digital Phase-Locked Loop Output As previously described, and as depicted in figures 7A through 7C, phase aligning window 50 selects a subset of bits from 14-bit input signal 60 in accordance with phase selection signal 58, and presents the subset as 12-bit output signal Q[0:11] 62. Additionally, as previously described a four-bit signal 64 comprising bits Q[1, 4, 7, and
19 20 21 22 23 24 25 26 27	Digital Phase-Locked Loop Output As previously described, and as depicted in figures 7A through 7C, phase aligning window 50 selects a subset of bits from 14-bit input signal 60 in accordance with phase selection signal 58, and presents the subset as 12-bit output signal Q[0:11] 62. Additionally, as previously described a four-bit signal 64 comprising bits Q[1, 4, 7, and 10] is passed as output to frame synchronizing circuit 32.
19 20 21 22 23 24 25 26 27 28	Digital Phase-Locked Loop Output As previously described, and as depicted in figures 7A through 7C, phase aligning window 50 selects a subset of bits from 14-bit input signal 60 in accordance with phase selection signal 58, and presents the subset as 12-bit output signal Q[0:11] 62. Additionally, as previously described a four-bit signal 64 comprising bits Q[1, 4, 7, and 10] is passed as output to frame synchronizing circuit 32.
19 20 21 22 23 24 25 26 27 28 29	Digital Phase-Locked Loop Output As previously described, and as depicted in figures 7A through 7C, phase aligning window 50 selects a subset of bits from 14-bit input signal 60 in accordance with phase selection signal 58, and presents the subset as 12-bit output signal Q[0:11] 62. Additionally, as previously described a four-bit signal 64 comprising bits Q[1, 4, 7, and 10] is passed as output to frame synchronizing circuit 32. Frame Synchronizing Circuit
19 20 21 22 23 24 25 26 27 28 29 30	Digital Phase-Locked Loop Output As previously described, and as depicted in figures 7A through 7C, phase aligning window 50 selects a subset of bits from 14-bit input signal 60 in accordance with phase selection signal 58, and presents the subset as 12-bit output signal Q[0:11] 62. Additionally, as previously described a four-bit signal 64 comprising bits Q[1, 4, 7, and 10] is passed as output to frame synchronizing circuit 32. Frame Synchronizing Circuit Figure 16 depicts a frame synchronization circuit 32 for use with the present invention.

1	
2	As shown in Figure 16, frame synchronizer 32 operates under control of 2.5N MHz
3	clock 182, N/2 MHz clock 184 and N MHz clock 186. Frame synchronizer 32
4	includes an array of 4-bit D-type flip flops (DFFs) 180-1 through 180-5. Frame
5	synchronizer 32 takes as input signal Q[1,4,7,10] 64, which is placed in D-type flip-
6	flop 180-1. In response to 2.5 NMHz clock signal 182 each DFF 180-1 through 180-4
7	transfers its contents to a respective adjacent DFF. That is, on each assertion of clock
8	signal 182, the DFF 180-5 is loaded from DFF 180-4, DFF 180-4 is loaded from DFF
9	180-3, DFF 180-3 is loaded from DFF 180-2, DFF 180-2 is loaded from DFF 180-1,
10	and DFF 180-1 is loaded from input signal Q[1.4.7.10] 64.
11	
12	2.5 NMHz clock 182 has five times the frequency of N/2 MHz clock 184.
13	Accordingly, in synchronization with every fifth cycle of 2.5N MHz clock 182, N/2
14	MHz clock 184 is asserted. With each assertion of clock 184, 20-bit DFF 188 is
15	loaded with the values present in 4-bit DFFs 180-1 through 180-5. The output of each
16	DFF 180-1 through 180-5 is denoted as Q'[16:19], Q'[12:15], Q[8:11], Q'[4:7], and
17	Q'[0:3], respectively. 20-bit DFF 188 asserts as output two 10-bit signals Q"[0:9] 192
18	and Q"[10:19] 194 to 20-to-10 multiplexor 190.
19	
20	N/2 N MHz clock 184 additionally serves to control selection for 20-to-10 multiplexor
21	190, which produces as output 10-bit signal 196 denoted as Q"[0:9]. As a result,
22	when N/2 MHz clock 184 is firing, 10-bit signal 196 Q"[0:9] is equal in value to 10-bit
23	signal 192 Q"[0:9], and otherwise is equal in value to 10-bit signal 194 Q"[10:19].
24	
25	In response to NMHz clock signal 186, 10-bit DFF 200-2 loads a 10-bit signal from
26	10-bit DFF 200-1 and 10-bit DFF 200-1 loads 10-bit signal Q"[0:9] 196 from 20-to-10
27	multiplexor 190. In addition, 10-bit DFF 200-1 and 10-bit DFF 200-2 each assert a 10-
28	bit signal that together comprise 20-bit signal Q""[0:19] 202. 20-bit signal Q""[0:19]
29	202 is provided as input to barrel shifter 204 and frame detect logic 206.
30	
31	Figure 17 depicts frame detect logic 206 in further detail. Frame detect logic 206
32	takes as input 20-bit signal Q""[0:19] 202 and produces as output 10-bit signal
33	BOUND 208 and frame edge detect signal DE 210. Frame detect logic 206 includes an

array of detection cells 220-0 through 220-9, each of which take as input 20-bit signal 1 2 Q""[0:19] and produce as output a single bit MATCH[0] 222-0 through MATCH[9] 3 222-9 of 10-bit signal MATCH[0:9] 223. Each detection cell 220-0 through 220-9 4 sets its respective MATCH signal 220-0 through 220-9 to logic value 'l' if the 5 detection cell detects two consecutive frame edge characters embedded in 20-bit signal Q""[0:19] 202. A frame edge character is an out-of-band character defined as any of 6 7 the 10-bit signals '11010101010', '1101010100', '0010101010' or '0010101011'. That is, 8 a frame edge character is a 10-bit signal in which bits 0 and 1 have identical logic values, and in which the logic values of each bit N is not equal to the logic value of bit 9 10 N-1, for N=2 through 8. 11 12 Figure 18 depicts a detection cell 220 in detail. 20-bit signal Q"[0:19] 202 is supplied 13 as input to mapping block 230. Mapping block 230 selects adjacent bits from 20-bit 14 signal 202 and produces them as two 9-bit signals A[0:8] 232 (comprising signals 232-15 0 through 232-8) and B[0:8] 234 (comprising signals 234-0 through 234-8). The bits 16 selected by mapping block 230 for detection cell 0 220-0 through mapping block 230 17 for detection cell 9 220-9 is shown by the chart in Figure 19. 18 19 Detection cell 220 analyzes A[0:8] 232 and B[0:8] to determine whether a frame 20 indicator character has been detected. XNOR gate 240 takes as input A[0] 232-0 and 21 A[1] 232-1, and produces a logic value '1' if the two inputs are identical. XOR gates 22 242-1 through 242-7 each take as input adjacent bits A[1] 232-1 through A[8] 232-8 23 and each produce a logic value '1' if the two input values are not equal. B[0:8] is 24 likewise analyzed. That is, XNOR gate 244 takes as input B[0] 234-0 and B[1] 234-1, 25 and produces a logic value '1' if the two inputs are identical. XOR gates 246-1 through 246-7 each take as input adjacent bits B[1] 234-1 through B[8] 234-8 and each 26 27 produce a logic value 'l' if the two input values are not equal. The output of XNOR 28 gate 240, XOR gates 242-1 through 242-7, XNOR gate 244 and XOR gates 246-1 through 246-7 are presented as input to AND gate 248. AND gate produces as output 29 30 1-bit MATCH signal 222. If all bits are 1, MATCH signal 222 has a logic value '1', 31 indicating that two frame edge characters have been detected. 32

1

Referring again to Figure 17, MATCH signals 220-0 through 220-9 are joined to form 2 10-bit signal MATCH[0:9] 223, which is presented as input to 10-bit multiplexor 226. 3 MATCH signals 220-0 through 220-9 are also provides as input to OR gate 225. OR 4 gate 225 produces as output a control signal 227 for 10-bit multiplexor 226. If any detecting cell 220-0 through 220-9 has detected a frame start condition, OR gate 225 5 will produce as output a logic value '1', causing multiplexor 226 to select signal 6 7 MATCH[0:9] as output. If a frame edge has not been detected, multiplexor 226 8 instead produces as output the same signal as during the previous NMHz clock signal. 9 This is accomplished by providing multiplexor 226 output to 10-bit DFF 228. DFF 10 228 is loaded under control of N MHz clock 186. The output of DFF 228 is presented as input to multiplexor 226 for selection when control signal 227 has logic value '0'. 11 12 13 The output of 10-bit DFF 228 is additionally produced as output signal BOUND[0:9] 208. The output of OR gate 225 is inverted and provided to DFF 229, clocked 14 15 synchronously with 10-bit DFF 228 under control of N MHz clock 186. The output of 16 DFF 229 is presented as data enable signal 210. 17 18 Referring again to figure 16, 10-bit signal BOUND[0:9] 208 is provided as a control signal to barrel shifter 204. Barrel shifter 204 takes as input 20-bit signal Q""[0:19] 19 20 202. Barrel shifter 204 performs a left shift of 20-bit signal O""[0:19] 202 under 21 control of 10-bit signal BOUND[0:9] 208. Specifically, barrel shifter 204 left-shifts 22 20-bit signal Q""[0:19] 202 and 10-bit signal BOUND[0:9] 208 simultaneously until 23 the first bit of 10-bit signal BOUND[0:9] 208 has logic value '1'. That is barrel shifter 24 204 left-shifts 20-bit signal Q""[0:19] 202 the number of bit positions equal to the 25 number of leading logic value '0's in 10-bit signal BOUND[0:9] 208. 26 27 Under control of N MHz clock 186, 10-bit DFF 212 loads 10 bits from barrel shifter 204, and produces as output 10-bit signal T[0:9] 176. In the same clock cycle, also 28 29 under control of N MHz clock 186, DFF 214 loads 1-bit DE signal 210 from frame 30 detect logic 206 and produces as output DE signal 174. 31 32 DE signal 174 may be used to synchronize multiple parallel serial streams of 10-bit 33 signal T[0:9] 176 by interchannel synchronizer 34, as will be more fully described.

1 2 Inter-channel synchronization 3 4 Figure 20 depicts the interchannel synchronizer 24 of the present invention. Interchannel synchronizer 34 takes as input a plurality of 10-bit signals T[0.9] 176, one 5 such signal per channel, and a plurality of 1-bit DE signals 174, one such signal per 6 channel. In the depicted three-channel configuration, three 10-bit signals T0[0:9] 176-7 8 0, T1[0:9] 176-1 and T2[0:9] 176-2, and three 1-bit DE signals DE0 174-0, DE1 174-9 2 and DE2 174-2 are received as input. 10 11 Interchannel synchronizer 34 includes a plurality of delay adjustment blocks 260, one 12 per channel. Figure 21 depicts delay adjustment block 260 in detail. Each delay 13 adjustment block 260 takes as input one of 10-bit signals T[0:9] 174 and all of DE 14 signals 174. Each delay adjustment block 260 produces as output 10-bit signal F[0:9] 15 264 and data enable signal DE_F 266. 10-bit signal F[0:9] is selectively delayed until it is in synchronization with its associated signals as indicated by data enable signals for 16 17 those associated signals. 18 19 Under control of N Mhz clock 186 10-bit DFF 270 loads T[0:9] 176 and 1-bit DFF 20 272 loads DE 174. Delay adjustment block 260 also takes as input the DE values 21 corresponding to the other channels, shown as signal DEx 186 and DEy 288. For 22 example, a delay adjustment block 260 for processing channel 0 would take 10-bit 23 signal T0[0:9] 176-0 for T[0:9] 176 and DE0 signal 174-0 for DE signal 174, and 24 would take DE1 signal 176-1 for DEx 286 and DE2 signal 176-2 for DEy 288. 25 26 Delay decision logic block 274 takes as input the previous value of DE 174, denoted as 27 DE' 276 and current value of DE 174. Delay decision logic block 274 produces as 28 output a tristate control signal 280, depending on the values of DE and DE'. If DE' 29 has logic value '0', then control signal 280 has the same value of DE 174. If DE' has logic value '1', the control signal 280 has value '2'. Control signal 280 is used to 30 31 control three-way multiplexor 282, which outputs a signal to be loaded to DFF 284. 32 If control signal 280 has logic value '0', DFF 284 is loaded with a logic '0'. If control 33 signal 280 has a logic value 'l', DFF 284 is loaded with a value resulting from applying

1 the other DE signals DEx 286 and DEy 288 to NAND gate 287. If control signal 280 has a logic value '2', DFF 284's contents are maintained unchanged. 2 3 4 The value from DFF 284 is used to control 10-way multiplexor 290 and multiplexor 5 291. When DFF 284 has logic value '0', 10-way multiplexor 290 selects 10-bit signal 176, which is loaded into 10-bit DFF 292 on the next cycle of clock 186. Otherwise, 6 7 when DFF 284 has logic value '1', 10-way multiplexor 290 selects 10-bit signal 8 T'[0:9], having a value of 10-bit signal 176 delayed by one clock cycle, and which is 9 loaded into 10-bit DFF 292 on the next cycle of clock 186. Likewise, When DFF 284 10 has logic value '0', 10-way multiplexor 291 selects DE signal 174, which is loaded into. 11 DFF 293 on the next cycle of clock 186. Otherwise, when DFF 284 has logic value 12 '1', multiplexor 291 selects DE' signal 276, having a value of DE signal 174 delayed by 13 one clock cycle, and which is loaded into. DFF 293 on the next cycle of clock 186. 14 The contents of 10-bit DFF are output as 10-bit signal F[0:9] 264 and as data enable 15 16 signal DE_F 266, indicating the validity of 10-bit signal 264. Referring again to figure 17 20, the plurality of signals 264-0, 264-1 and 264-2 provide synchronized parallel 18 encoded characters. DE F signals 266-1, 266-2 and 266-3 are high when the contents 19 of all three 10-bit signals are valid. The three DE F signals 266-1, 266-2 and 266-3 20 are ANDed together by AND gate 262, which produced composite DF signal 268. having a logic value '1' when all 10-bit signals are valid and in synchronization. 21 22 After synchronization, synchronized 10-bit signals F0 264-0, F1 264-1 and F2 264-2 23 24 may be provided to a 10B/8B binary decoder to translate the 10-bit-encoded signals to 25 8-bit characters for use in a computer system using 8 bits per character, e.g., ASCII, 26 BCD or EBCDIC. 27 28 Figure 22 depicts a timeline for synchronization block 34 in normal operation, that is, 29 where no 10-bit signal need to be delayed. Each of 10-bit signals 176-0, 176-1 and 30 176-2 are already in synch, as shown by their respective data enable signals 174-0. 174-1 and 174-2. Each signal is uniformly delayed by one clock cycle, as shown by 31 32 10-bit signals 264-0, 264-1 and 264-2.

Figure 23 depicts a timeline for synchronization block 34 in where one 10-bit signal is arriving early. 10-bit signal 176-0 is shown arriving one clock cycle ahead of 10-bit signals 176-1 and 176-2. This is known because at time T0, data enable signal 174-0 is high, while data enable signals 174-1 and 174-2 are set low. 10-bit signal DE0 174-0 is therefore delayed an additional clock cycle beyond 10-bit signals 176-1 and 176-2, so that all of 10-bit signals F0 264-0, F1 264-1 and F2 264-2 are produced in

8


synchronization at time T2.

1	CLAIMS
2	
3	What is claimed is:
4	
5	1. An apparatus for recovering transmitted data from a plurality of serial data
6	channels, said apparatus comprising:
7	
8	a charge pump phase-locked loop (PLL) for receiving a transmitted reference clock
9	signal and for deriving a multi-phase clock signal from said reference clock
10	signal;
11	
12	a plurality of multi-bit block assembly circuits, each for receiving one of a plurality
13	of transmitted serial binary data signals, for receiving said multi-phase clock
14	signal from said charge pump PLL, and for producing as output one of a
15	plurality of multi-bit block binary signals, each of said multi-bit block assembly
16	circuits including:
17	
18	a data oversampler for receiving a transmitted serial binary data signal, for
19	receiving said multi-phase clock signal from said charge pump PLL, for
20	oversampling said transmitted serial binary data signal in accordance
21	with said multi-phase clock signal, and for providing as output a
22	sequence of oversampled binary data,
23	
24	a digital phase locked loop (DPLL) for receiving said sequence of
25	oversampled binary data, for deriving a sequence of sampled binary data
26	from said sequence of oversampled binary data, and for providing as
27	output said sequence of sampled binary data;
28	
29	a byte synchronizer logic circuit for receiving said sequence of sampled
30	binary data, for selecting a predetermined number of consecutive signals
31	from said sequence of sampled binary data, and for producing as output
32	a multi-bit block binary signal; and

1	
2	an inter-channel synchronization circuit for taking as input said plurality of multi-
3	bit block binary signals, for selectively delaying one or more of said multi-bit
4	block binary signals, and for assembling said multi-bit block binary signals into
5	a composite binary output signal.
6	
7	2. A digital phase-locked loop comprising:
8	
9	A phase aligning window, responsive to a phase selection signal value, for
10	receiving as input a plurality of oversampled binary signals, deriving a plurality
11	of sets of phase-aligned binary signals by selecting a predetermined number of
12	said oversampled binary signals according to said phase selection signal value,
13	and providing said sets of phase-aligned binary signals as output;
14	
15	A phase detection logic circuit for receiving as input said plurality of sets of phase-
16	aligned data binary signals and producing as output a phase detection signal,
17	said phase detection logic circuit including:
18	
19	a plurality of phase-detecting cells, each of said phase-detecting cells
20	receiving as input one of said plurality of sets of phase-aligned data
21	binary signals, determining a phase condition for said one of said
22	plurality of sets of phase-aligned data binary signals, and producing as
23	output one of a plurality of sets of phase signals indicative of said phase
24	condition;
25	
26	an up-down decision logic circuit receiving as input said plurality of sets of
27	phase signals, and producing as output a set of composite phase signals,
28	
29	a digital loop filter receiving as input a series of instances of said sets of composite
30	phase signals, and producing as output a set of phase adjustment
31	recommendation signals; and
32	

I	a phase-adjusting finite state machine (FSM) receiving as input said set of phase			
2	adjustment recommendation signals and producing as output said phase			
3	selection signal value.			
4				
5	3. An apparatus for detecting a phase condition of an oversampled binary signal,			
6	said apparatus comprising:			
7				
8	a phase detection logic circuit for receiving as input a plurality of sets of binary			
9	signals and producing as output a phase detection signal, said phase detection			
10	logic circuit including:			
11				
12	a plurality of phase-detecting cells, each of said phase-detecting cells			
13	receiving as input one of said plurality of sets of binary signals,			
14	determining a phase condition for said one of said plurality of sets of			
15	phase-aligned data binary signals, and producing as output one of a			
16	plurality of sets of phase signals indicative of said phase condition;			
17				
18	an up-down decision logic circuit receiving as input said plurality of sets of			
19	phase signals, and producing as output a set of composite phase signals.			
20				
21	4. An apparatus for adjusting the phase of an oversampled binary signal, said			
22	apparatus comprising:			
23				
24	a digital loop filter, said digital loop filter receiving as input a series of instances of			
25	sets of composite phase signals, and producing as output a set of phase			
26	adjustment recommendation signals;			
27				
28	a phase-adjusting finite state machine (FSM) receiving as input said set of phase			
29	adjustment recommendation signals and producing as output said phase			
30	selection signal value.			
31				
32	5. An apparatus to synchronize an unsynchronized plurality of multi-bit			
33	characters, comprising:			

1	
2	a plurality of delay adjustment blocks, each delay adjustment block receiving as input
3	an unsynchronized received character, a character data enable signal, and at least one
4	interchannel data enable signal, each of said delay adjustment blocks including:
5	
6	a means for interrogating the status of said character data enable signal;
7	
8	a means for interrogating the status of said at least one interchannel data
9	enable signal; and
10	
11	a means for selectively delaying said received character until all of said at
12	least one interchannel data enable signal have a predetermined value;
13	and
14	
15	a means for producing as output an output character having the value of
16	said received character, and
17	
18	a means for asserting a signal indicative of the validity of said output character,
19	
20	thereby producing a synchronized plurality of multi-bit characters.






FIG. 3




FIG. 4

SUBSTITUTE SHEET (RULE 26)








FIG. 5




SUBSTITUTE SHEET (RULE 26)












SUBSTITUTE SHEET (RULE 26)



SUBSTITUTE SHEET (RULE 26)





SUBSTITUTE SHEET (RULE 26)







FIG. 16





SUBSTITUTE SHEET (RULE 26)


FIG. 20



SUBSTITUTE SHEET (RULE 26)

_		1.					_	,	,		_			.,								
[8]0	[6]0	0".[10]	0"/1117	0"[12]	0"[13]	0"[14]	0"[15]	0"[16]	0"[17]	A[8]		0".[18]		0".701	0"[1]	0"[2]	0"[3]	0"[4]	0"[5]	1910	0"[7]	B[8]
[2]0	0"[8]	[6]0	0"[9] 0"[10] 0"[11]	0"[10] 0"[11] 0"[12]	0"[12]	0"[13]	0"[14]	0"[15]	0"[16]	A[7]		0"[17]	0"[18]	0"[19]	0".0	0".[1]	0"[2]	0"[3]	0"[4]	0"[5]	0"[6]	B[7]
[9]0	[2]0	0"[8]	[6]0	0"[10]	0"[11]	0"[12]	0"[13]	0"[14]	0"[15]	A[6]		07776	0"[17]	0"[18]	[61]0	0]0	0"[1]	0"[2]	0"[3]	0"[4]	0"[5]	B[6]
0"[5]	0".[6]	[2]0	0"[8]	[6]0	0"[10] 0"[11] 0"[12] 0"[13]	0"[10] 0"[11] 0"[12] 0"[13] 0"[14]	0"[9] 0"[10] 0"[11] 0"[12] 0"[13] 0"[14] 0"[15]	0"[10] 0"[11] 0"[12] 0"[13] 0"[14] 0"[15] 0"[16]	0"[14]	A[5]		0"[15]	[91]0	0"[17]	0"[18]	[61]0	0".[0]	0"[1]	0"[2]	0"[3]	0"[4]	B[5]
0"[4]	0"[5]	[9]0	[2]0	0"[8]	[6]0	0"[10]	0"[11]	0"[12]	0"[13]	A[4]		0"[14]	0"[15]	0"[16]	0"[17]	0"[18]	[61]0		0"[1]	0"[2]	0"[3]	B[4]
0"[3]	0"[4]	0,,,[2]	[9]0	[2]0	0"[8]	0"[9]	0"[10]	0"[11]	0"[12]	A[3]		0"[13]	0"[14]	0"[15]	0"[16]	[21]0	0"[18]	[61]0	[0]0	[1]0	0"[2]	B[3]
0"[1] 0"[2]	0"[3]	Q"[4]	[5]0	[9]0	[2]0	0".[8]	[6],,,0	[01]0	0"[10] 0"[11] 0"[12] 0"[13] 0"[14] 0"[15] 0"[15]	A[2]		0"[12]	0"[11] 0"[12] 0"[13] 0"[14] 0"[15] 0"[16] 0"[17] 0"[17]	0"[14]	0"[13] 0"[14] 0"[15] 0"[16] 0"[17] 0"[18] 0"[19]	[91]0	Q"[15] Q"[16] Q"[17] Q"[18] Q"[19] Q"[0]	0"[18]	[61]0	[0]0	0"[1]	B[2]
[1]0	0"[2]	0"[3]	0"[4]	[5]0	[9]0	[2]0	[8]0	[6],,,0	[01]0	A[1]		[11]0	0"[12]	0"[13]	Q"[14]	0"[15]	0"[16]	0"[17]	0"[18]	0"[19]	0".[0]	B[1]
	0"[1]	0"[2]	0"[3]	0"[4]	0"[5]	0"[6]	0"[7]	0"[8]	[6]0	A[0]		Det. Cell#0 Q"[10] Q"[11] Q"[12] Q"[13] Q"[14] Q"[15] Q"[16] Q"[17]	0"[11]	Det. Cell#2 Q"[12] Q"[13] Q"[14] Q"[15] Q"[16] Q"[17] Q"[18] Q"[19]	0"[13]	Det. Cell#4 Q"[14] Q"[15] Q"[16] Q"[17] Q"[18] Q"[19] Q"[0]	0"[15]	Q"[16] Q"[17] Q"[18] Q"[19] Q"[0]	0"[17] 0"[18] 0"[19]	0"[18] 0"[19] 0"[0]	0"[19]	B[0]
Det. Cell#0	Det. Cell#1	Det. Cell#2	Det. Cell#3	Det. Cell#4	Det. Cell#5	Det. Cell#6	Det. Cell#7	Det. Cell#8	Det. Cell#9	Cell ut		Cell#0	Cell#1	Cell#2	Cell#3	Cell#4	Det. Cell#5	Det. Cell#6	Ce11#7	Det. Cell#8	Det. Cell#9	Cell ut
Det.	Det.	Det.	Det.	Det.	Det.	Det.	Det.	Det.	Det.	Det. Cell Output		Det.	Det.	Det.	Det.	Det.	Det.	Det.	Det.	Det.	Det.	Det. Cell Output

-1G.






FIG. 22




FIG. 23

INTERNATIONAL SEARCH REPORT

Interna Application No PCT/US 97/07413

		PCI/T	25 9//0/413			
A. CLASS IPC 6	IFICATION OF SUBJECT MATTER H04L7/033					
According t	to International Patent Classification (IPC) or to both national	classification and IPC				
B. FIELDS	S SEARCHED					
Minimum d IPC 6	documentation searched (classification system followed by class $H04L$	sification symbols)				
Documenta	tion searched other than minimum documentation to the extent	that such documents are included in the	e fields searched			
Electronic d	data base consulted during the international search (name of da	ta base and, where practical, search term	ns used)			
C. DOCUM	TENTS CONSIDERED TO BE RELEVANT					
Category *	Citation of document, with indication, where appropriate, of	the relevant passages	Relevant to claim No.			
X	IEICE TRANSACTIONS ON ELECTRON JUNE 1995 , TOKYO (JP), no. 6,	ICS E78 -C,	2-4			
	pages 601-611, XP000524416					
	KYEONGHO LEE ET AL: "A CMOS s for fully duplexed data commun					
A	see page 601, column 1, paragr		1,5			
	column 2 see page 608, column 1, line 1	- line 9				
A	US 4 821 296 A (CORDELL ROBERT 1989 see column 1, line 65 - column	2, line 51	1-5			
ľ	see column 3, line 13 - line 3	6				
		-/				
X Furth	ner documents are listed in the continuation of box C.	Patent family members are	listed in annex.			
Special cate	egories of cited documents :	"T" later document published after	the international filing data			
conside	nt defining the general state of the art which is not red to be of particular relevance locument but published on or after the international	or priority date and not in con cited to understand the princip invention	flict with the application but le or theory underlying the			
filing da 'L' documer which is	ate nt which may throw doubts on priority claim(s) or s cited to establish the publication date of another	"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed invention				
O documer other m		cannot be considered to involv document is combined with on ments, such combination being in the art.	e an inventive step when the e or more other such docu-			
later tha	nt published prior to the international filing date but an the priority date claimed	'&' document member of the same	patent family			
	ctual completion of the international search August 1997	Date of mailing of the internation	1 8. 09. 97			
	ailing address of the ISA European Patent Office, P.B. 5818 Patentiaan 2	Authorized officer				
	NL · 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016	Van den Berg, J.G.J.				

2

INTERNATIONAL SEARCH REPORT

Interne | Application No PCT/US 97/07413

	ation) DOCUMENTS CONSIDERED TO BE RELEVANT	
Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	PROCEEDINGS OF THE IEEE 1995 CUSTOM INTEGRATED CIRCUITS CONFERENCE (CAT. NO.95CH35775), PROCEEDINGS OF THE IEEE 1995 CUSTOM INTEGRATED CIRCUITS CONFERENCE, SANTA CLARA, CA, USA, 1-4 MAY 1995, ISBN 0-7803-2584-2, 1995, NEW YORK, NY, USA, IEEE, USA, pages 451-455, XP000536842 SUNGJOON KIM ET AL: "An 800 Mbps multi-channel CMOS serial link with 3* oversampling" see page 452, column 2, line 1 - page 453, column 1, line 9	1-5

INTERNATIONAL SEARCH REPORT

Interna Application No
PCT/US 97/07413

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 4821296 A	11-04-89	NONE	
Form PCT/ISA/210 (patent family annex) (July 1992			