




- (51) International Patent Classification:
H01L 23/10 (2006.01) *H01L 23/12* (2006.01)
- (21) International Application Number: PCT/KR2011/001166
- (22) International Filing Date:
22 February 2011 (22.02.2011)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:
10-2010-0131939
21 December 2010 (21.12.2010) KR
- (71) Applicant (for all designated States except US): **KOREA INSTITUTE OF MACHINERY & MATERIALS**
- (72) Inventors; and
(75) Inventors/Applicants (for US only): **LEE, Jae-Hak** [KR/KR]; #308, Dormitory of KOREA INSTITUTE OF MACHINERY & MATERIALS, 171, Jang-dong, Yuseong-gu, Daejeon 305-343 (KR). **LEE, Chang-Woo** [KR/KR]; 103-605, Saethyeol Apt., Wolpyeong-dong, Seo-gu, Daejeon 302-280 (KR). **SONG, Joon-Yub** [KR/KR]; 104-507, Clover Apt., Dunsan-dong, Seo-gu, Daejeon 302-120 (KR). **HA, Tae-Ho** [KR/KR]; #402, 210-27, Sinseong-dong, Yuseong-gu, Daejeon 305-805 (KR).
- (74) Agent: **PANKOREA PATENT AND LAW FIRM**; Seolim Bldg., 649-10, Yoksam-dong, Kangnam-ku, Seoul 135-080 (KR).

[Continued on next page]

(54) Title: SEMICONDUCTOR CHIP STACK PACKAGE AND MANUFACTURING METHOD THEREOF

[Fig. 6]



(57) Abstract: The present invention relates to a semiconductor chip stack package and a manufacturing method thereof, and more particularly, to a semiconductor chip stack package and a manufacturing method thereof in which a plurality of chips can be rapidly arranged and bonded without a precise device or operation so as to improve productivity.



(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

— with international search report (Art. 21(3))

Description

Title of Invention: SEMICONDUCTOR CHIP STACK PACKAGE AND MANUFACTURING METHOD THEREOF

Technical Field

- [1] The present invention relates to a semiconductor chip stack package and a manufacturing method thereof, and more particularly, to a semiconductor chip stack package and a manufacturing method thereof in which a plurality of chips can be rapidly arranged and bonded without a precise device or operation so as to improve productivity.

Background Art

- [2] Electronic package technology is very broad, and includes various system manufacturing technologies including all the processes from a semiconductor device to a final product. In particular, with the rapid development of electronic products, electronic package technology is a very important for achieving compactness, lightness, and high performance of devices.
- [3] Electronic package technology is also a very important technology for determining performance, size, price, reliability, etc., of final electronic products. In particular, in recent electronic products pursuing high electrical performance, subminiature/high density, low power, multi-function, ultrahigh speed signal processing, and permanent reliability, the subminiature package parts are needed as essential parts for computers, information communication devices, mobile communication devices, premium home appliances, etc.
- [4] An example of a representative technology of three-dimensionally stacking semiconductor devices including chips to connect the semiconductor devices or mount the semiconductor devices on a substrate may include wire bonding technology, flip chip technology, and through silicon via (TSV) technology.
- [5] Wire bonding technology, which is a technology of attaching and connecting a wire to a metal pad of a connection part using an ultrasonic tool, is inexpensive in view of manufacturing costs but has a limitation in connecting fine pitches and high-density electrodes due to the bonding between the wire and the metal pad, and cannot be used for parts requiring ultrahigh speed signal processing due to an increase in parasitic inductance according to an increase in the length of the signal line for electrically connecting between the connection parts.
- [6] The flip chip technology is largely divided into two, i.e., a solder flip chip using solder and a non-solder flip chip not using solder. The solder flip chip has problems in that production cost is increased due to a very complicated connection process such

as solder flux application, chip/substrate alignment, solder bump reflow, flux removal, underfill filling, curing, etc. Therefore, recently, the non-solder flip chip technology has gained a large amount of interest in order to reduce the number of complicated processes.

- [7] A representative technology of the non-solder flip chip is a flip chip technology using an anisotropic conductive film (ACA). The flip chip technology using the existing ACA includes a process in which an ACA material is applied or temporarily bonded to substrates and the chips and the substrates are aligned, and heat and pressure are finally applied thereto to complete the flip chip package. However, the process has a long process time in forming a film or applying or temporarily bonding the ACA material to each substrate.
- [8] The through silicon via (TSV), which is a package scheme of forming an electrode by punching a silicon wafer, has been in the limelight as a 3D packaging technology that can remarkably reduce power consumption while preventing high-frequency signal loss and seldom causes a signal delay in order to meet compactness, high speed, and low power performance objectives.
- [9] The through silicon via (TSV) is manufactured by a technology of filling via holes formed on separate silicon wafers (or chips) and then stacking the plurality of wafers (or chips) with the via holes filled.
- [10] Meanwhile, since the above-mentioned methods must accurately adjust alignment positions by using a unit transporting the chips at the time of aligning the plurality of chips, they require high-price equipment and are long in required process time.
- [11] Further, since a possibility that defects will occur, productivity deteriorates.
- [12] As a result, technology to improve accuracy while rapidly aligning the chips is required.
- [13] The above information disclosed in this Background section is only for enhancement of understanding of the background of the invention and therefore it may contain information that does not form the prior art that is already known in this country to a person of ordinary skill in the art.

Disclosure of Invention

Technical Problem

- [14] The present invention has been made in an effort to provide a semiconductor chip stack package and a manufacturing method thereof having advantages of simplifying a process through self-alignment of chips by using a simple method of hydrophilic surface treatment and improving the accuracy of chip alignment at the time of aligning the chips.
- [15] Further, the present invention has been made in an effort to provide a semiconductor

chip stack package and a manufacturing method thereof having advantages of simplifying a manufacturing process, improving productivity, and having uniform quality.

Solution to Problem

- [16] An exemplary embodiment of the present invention provides a manufacturing method of a semiconductor chip stack package, the method including: forming a chip in which an interconnection pad is formed on one surface thereof; performing hydrophilic surface treatment of an attachment surface of the chip to have a hydrophilic surface; performing hydrophobic surface treatment of a region of the attachment surface of the chip subjected to the hydrophilic surface treating that does not contact another chip to have a hydrophobic surface; aligning chips of regions where a hydrophilic surface treated portion is exposed to contact each other; firstly fixing the chips by applying heat or pressure; and bonding wires to respective interconnection pads of the aligned chips.
- [17] In this case, in the hydrophilic surface treatment, a layer using a hydrophilic material may be formed on the attachment surface of the chip.
- [18] Further, the hydrophilic surface treatment may be plasma processing.
- [19] In the aligning, water drop may be applied to one surface of each of the chips, and thereafter the chips may contact each other to be self-aligned.
- [20] In the hydrophobic surface treatment, a hydrophobic material may be applied to the chip subjected to the hydrophilic surface treatment.
- [21] The hydrophobic material may include CF_4 , a self-assembled monolayer (SAM), or polytetrafluoroethylene (PTFE).
- [22] In the manufacturing method of the semiconductor chip stack package, after the firstly fixing the chip, the circumferences of the stacked chips may be secondly fixed by using an adhesive.
- [23] The steps of the hydrophilic surface treatment through the bonding of the wires may be repeatedly performed depending on the number of stacked chips.
- [24] Another exemplary embodiment of the present invention provides a semiconductor chip stack package, including: a plurality of chips having a plate shape in which an interconnection pad is formed on one surface thereof and having a hydrophilic surface except for a predetermined region where the interconnection pad is formed to be fixed to each other by self-aligning; and wires connected to the interconnection pads of the chips.

Advantageous Effects of Invention

- [25] According to the exemplary embodiments of the present invention, a semiconductor chip stack package and a manufacturing method thereof can simplify a process through self-alignment by using hydrophilic surface treatment and improve the accuracy of

chip alignment at the time of aligning the chips.

- [26] Further, according to the exemplary embodimentsof the present invention, a semiconductor chip stack package and a manufacturing method thereof can simplify a manufacturing process, improve productivity, and have uniform quality.

Brief Description of Drawings

- [27] FIG. 1 is a flowchart of a manufacturing method of a semiconductor chip stack package according to an exemplary embodiment of the present invention.
- [28] FIGS. 2 to 5 are schematic diagrams showing steps of the manufacturing method of a semiconductor chip stack package according to an exemplary embodiment of the present invention.
- [29] FIG. 6 is a flowchart of the method of a semiconductor chip stack package according to anotherexemplary embodiment of the present invention.
- [30] FIG. 7 is a flowchart of the method of a semiconductor chip stack package according to yet another exemplary embodiment of the present invention.
- [31] FIG. 8 is a diagram showing a semiconductor chip stack package according to an exemplary embodiment of the present invention.
- [32] FIG. 9 is diagram showing a semiconductor chip stack package according to another exemplary embodiment of the present invention.
- [33] <Description of Reference Numerals Indicating Primary Elements in the Drawings>
- [34] 1000: Semiconductor chip stack package
- [35] 100: Chip 101: Interconnection pad
- [36] 210: Hydrophilic material
- [37] 220: Hydrophobic material
- [38] 300: Wire
- [39] S10 - S70: Steps of manufacturing method of semiconductor chip stack package according to an exemplary embodiment of the present invention

Mode for the Invention

- [40] Before detailed content for implementing the present invention is described, a configuration that does not directly relate to the technical gist of the present invention is omitted in the range that deranges the technical gist of the present invention.
- [41] In addition, terms or words that are used in the present specification and claims should be understood as meanings and concepts that correspond to the technical spirit of the present invention in consideration of the principle that the concept of the term can be appropriately defined in order to describe the invention by using the best method by the inventor.
- [42] Hereinafter, a semiconductor chip stack package 1000 and a manufacturing method thereof according to exemplary embodiments of the present invention will be described

in detail with reference to the accompanying drawings.

[43] First, referring to FIG. 1, the manufacturing method of the semiconductor chip stack package 1000 according to the exemplary embodiment of the present invention includes a chip forming step (S10), a hydrophilic surface treating step (S20), a hydrophobic surface treating step (S30), a chip 100 aligning step (S40), a first fixing step (S50), and a wire 300 bonding step (S60).

[44] The chip forming step (S10) is a step of forming a chip 100 which is a basic component configuring the semiconductor chip stack package 1000. The chip 100 is formed in a plate shape and includes an interconnection pad 101 including a metal terminal for the wire 300 through stacking.

[45] In the chip forming step (S10), the stacked chip 100 is prepared.

[46] In the hydrophilic surface treating step, a surface of the chip 100 manufactured through the chip forming step (S10) is treated to have a hydrophilic surface.

[47] In this case, since two or more chips 100 may be stacked in the semiconductor chip stack package 1000 according to the exemplary embodiment, the chip 100 positioned at the lowermost side or uppermost side may be subjected to hydrophilic surface treatment on only one surface thereof and the chip 100 positioned in the middle may be subjected to hydrophilic surface treatment at both surfaces thereof.

[48] Moreover, hydrophilic surface treatment may be performed with respect to all chips 100 used following the chip forming step (S10), and after one chip 100 is stacked, hydrophilic surface treatment may be performed again. This will be described below again.

[49] The hydrophilic surface treatment may be generally performed by forming a layer using a hydrophilic material 210 having a hydrophilic property.

[50] As the hydrophilic material 210, an oxide or a low-temperature liquefied glass material such as spin on glass (SOG) may be used.

[51] Further, as the hydrophilic material 210, a polymer material having a hydrophilic property may be used.

[52] The oxide serves as an adhesive as well as allows the chip to have a hydrophilic surface to improve bonding strength of the stacked chips 100.

[53] Moreover, the hydrophilic surface treating step (S20) may be performed by plasma processing.

[54] FIG. 2 shows a state in which both an upper part and a lower part of the chip 100 are surface-treated by the hydrophilic material 210.

[55] In the hydrophobic surface treating step (S30), since a portion where the interconnection pad 101 of the chip 100 is formed is the portion that should be protruded outwardly without contacting the chip 100, a predetermined region including the interconnection pad 101 on an attachment surface of the chip 100 that is subjected to the

hydrophilic surface treatment is treated to have a hydrophobic surface.

[56] The hydrophobic surface treating step (S30) allows a region that does not contact another chip 100 of the attachment surface of the chip 100 to have the hydrophobic surface, and in this step, a region where the interconnection pad 101 is formed on one surface of the chip 100 is subjected to hydrophobic surface treatment.

[57] In this case, even a region that is protruded outwardly, which is a region opposed to the position of the interconnection pad 101 on the other surface of the chip 100, may be subjected to the hydrophobic surface treatment (see FIG. 9). In FIG. 9, a hydrophobic material 220 formed on the surface where the interconnection pad 101 is formed is represented by reference numeral 221 and a hydrophobic material 220 formed on a surface where the interconnection pad 101 is not formed is represented by reference numeral 222.

[58] The hydrophobic surface treating step (S30) may be performed by applying the hydrophobic material 220 that may include CF_4 , a self-assembled monolayer (SAM), or polytetrafluoroethylene (PTFE, Teflon®) (see FIG. 3).

[59] As a result, in the manufacturing method of the semiconductor chip stack package 1000 according to the exemplary embodiment of the present invention, while self-alignment of the chips 100 is made through the hydrophilic surface treating step, the chips 100 contact each other only in the remaining region that is subjected to the hydrophobic surface treatment through the hydrophobic surface treating step (S30) in a predetermined region, such that the chips 100 can be rapidly and stably aligned without using a precise transferring device.

[60] In the chip 100 aligning step, regions of chips 100 where the portion that is subjected to the hydrophilic surface treatment is exposed contact each other to be aligned, and as shown in FIG. 4, water drop 410 is applied to one portion of a surface-treated chip 100 to form a wetting layer 420 and then the corresponding chip 100 and another chip 100 contact each other with the wetting layer 420 interposed therebetween to be self-aligned. In FIG. 4, a unit for applying the water drop is represented by reference numeral 400.

[61] As shown in (a) of FIG. 4, the wetting layer 420 is formed to the chip 100, and as shown in (b) FIG. 4, when the corresponding chip 100 and another chip 100 contact each other, the chips are aligned as shown in (c) FIG. 4.

[62] In this case, the interconnection pads 101 of the stacked chips 100 are positioned at the same portion in a stacking direction (an upper portion in the figure), and the interconnection pads 101 are positioned to be opposed to each other in a direction perpendicular to the stacking direction of the chips 100.

[63] Further, in the case when a plurality of chips are stacked, the interconnection pads formed in the chips 100 in the stacking direction are positioned alternately at the left

side and the right side as shown in the figure.

[64] The chips 100 are temporarily bonded to each other through the chip 100 aligning step (S40), and the fixing strength thereof is further improved through the first fixing step (S50).

[65] The first fixing step (S50) as the step of applying heat or pressure may be performed by applying heat, pressure, or both heat and pressure.

[66] In the wire 300 bonding step (S60), the wire 300 is attached to the interconnection pad 101 of the fixed chip 100.

[67] Referring to Fig. 6, in the manufacturing method of the semiconductor chip stack package 1000 according to another exemplary embodiment of the present invention, a second fixing step (S70) of fixing the circumference of the stacked chip 100 by using an adhesive between the first fixing step (S50) and the wire 300 bonding step is performed.

[68] In this case, in the second fixing step (S70), a liquefied or paste-type epoxy, a silver (Ag) paste, a silicon adhesive, and the like may be used.

[69] Further, referring to FIG. 7, in the manufacturing method of the semiconductor chip stack package 1000 according to the exemplary embodiment of the present invention, the hydrophilic surface treating step (S20) to the wire 300 bonding step (S60) may be repeatedly performed depending on the number of stacked chips 100.

[70] In this case, when all the chips 100 used are first subjected to the hydrophilic surface treating step (S20) and the hydrophobic surface treating step (S30), the chip 100 aligning step (S40) through the wire 300 bonding step (S60) are repeatedly performed (see FIG. 8).

[71] Therefore, the manufacturing method of the semiconductor chip stack package 1000 according to the exemplary embodiment of the present invention can simplify a process through self-alignment by using hydrophilic surface treatment and improve the accuracy of alignment of the chips 100.

[72] A semiconductor chip stack package 1000 according to the exemplary embodiment of the present invention is manufactured by the above-mentioned manufacturing method.

[73] More specifically, the semiconductor chip stack package 1000 according to the exemplary embodiment of the present invention includes a plurality of chips 100 and wires 300 connected to interconnection pads 101 of the chip 100.

[74] In this case, the chips 100 have a plate shape in which the interconnection pads 101 are formed on one surface thereof and have hydrophilic surfaces except for predetermined regions where the interconnection pads 101 are formed to be fixed to each other by self-alignment.

[75] As shown in FIG. 9, when the plurality of chips 100 are stacked, an upper portion and a lower portion of the chip 100 positioned therebetween are both subjected to hy-

drophilic surface treatment, and predetermined regions of the upper and lower portions may be both subjected to hydrophobic surface treatment by using hydrophobic materials 221 and 222.


- [76] In other words, referring to the chip 100 having the interconnection pad 101 at an upper right portion among the chips 100 positioned at the center, the corresponding chip 100 has no interconnection pad 101 with the chip 100 positioned thereabove, but the two chips 100 are bonded to each other except for a hydrophobic surface treated region 222 at a lower right portion and has the interconnection pad 101 with the chip 100 positioned therebelow and the two chips 100 are bonded to each other except for a hydrophobic surface treated region 221 at a lower left portion.
- [77] That is, even when a surface without the interconnection pad 101 is subjected to the hydrophobic surface treatment, hydrophilic surfaces of the chips 100 to contact each other accurately coincide with each other, thereby further improving precision.
- [78] While this invention has been described in connection with what is presently considered to be practical exemplary embodiments, it is to be understood that the invention is not limited to the disclosed embodiments, but, on the contrary, is intended to cover various modifications and equivalent arrangements included within the spirit and scope of the appended claims.

Claims


- [Claim 1] A manufacturing method of a semiconductor chip stack package, the method comprising:
forming a chip in which an interconnection pad is formed on one surface thereof;
performing hydrophilic surface treatment of an attachment surface of the chip to have a hydrophilic surface;
performing hydrophobic surface treatment of a region of the attachment surface of the chip subjected to the hydrophilic surface treating that does not contact another chip to have a hydrophobic surface;
aligning chips of regions where a hydrophilic surface treated portion is exposed to contact each other;
firstly fixing the chips by applying heat or pressure; and
bonding wires to respective interconnection pads of the aligned chips.
- [Claim 2] The method of claim 1, wherein in the hydrophilic surface treatment, a layer using a hydrophilic material is formed on the attachment surface of the chip.
- [Claim 3] The method of claim 1, wherein the hydrophilic surface treatment is plasma processing.
- [Claim 4] The method of claim 1, wherein in the aligning, water drop is applied to one surface of each of the chips to form a wetting layer, and thereafter the chips contact each other to be self-aligned.
- [Claim 5] The method of claim 1, wherein in the hydrophobic surface treatment, a hydrophobic material is applied to the chip subjected to the hydrophilic surface treatment.
- [Claim 6] The method of claim 5, wherein the hydrophobic material is selected from a group consisting CF₄, a self-assembled monolayer (SAM), or polytetrafluoroethylene (PTFE).
- [Claim 7] The method of claim 1, wherein after the firstly fixing the chip, the circumferences of the stacked chips are secondly fixed by using an adhesive.
- [Claim 8] The method of claim 1, wherein the hydrophilic surface treatment to the bonding of the wires is repeatedly performed at a predetermined time.
- [Claim 9] A semiconductor chip stack package, comprising:
a plurality of chips having a plate shape in which an interconnection pad is formed on one surface thereof and having a hydrophilic surface

except for a predetermined region where the interconnection pad is formed to be fixed to each other by self-aligning; and wires connected to the interconnection pads of the chips.


[Fig. 1]




[Fig. 2]




[Fig. 3]




[Fig. 4]




[Fig. 5]




[Fig. 6]




[Fig. 7]



[Fig. 8]



[Fig. 9]



INTERNATIONAL SEARCH REPORT

International application No.
PCT/KR2011/001166**A. CLASSIFICATION OF SUBJECT MATTER****H01L 23/10(2006.01)i, H01L 23/12(2006.01)i**

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

H01L 23/10; H01L 23/12; H05K 1/16; B29C 65/00; H01L 23/28

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Korean utility models and applications for utility models

Japanese utility models and applications for utility models

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

eKOMPASS(KIPO internal) & Keywords: 3D stacking, self-alignment, hydrophilic, hydrophobic.

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A X	KR 10-2009-0098067 A (HYNIX SEMICONDUCTOR INC.) 17 September 2009 See abstract, claim 1 and figure 1.	1-8 9
A X	JAE HAK LEE et al. `Pre-Bonding Method using Self-Alignment Effect for Multi chip Packaging` In: IEEE 2009 ISAM. 17-20 November 2009, pages 118-123. See figure 2.	1-8 9
A X	T. Fukushima et al. `Multichip Self-Assembly Technique on Flexible Polymeric Substrate`. In: IEEE 2008 ECTC. 27-30 May 2008, pages 1532-1537. See figures 3 and 9.	1-8 9
A X	US 2010-0187002 A1 (SEUNG SEOUNG LEE et al.) 29 July 2010 See figure 2 and paragraphs 32-35.	1-8 9
A X	JP 2009-267127 A (FDK MODULE SYSTEM TECHNOLOGY CORP.) 12 November 2009 See paragraph 16.	1-8 9

☐ Further documents are listed in the continuation of Box C.☒ See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

19 DECEMBER 2011 (19.12.2011)

Date of mailing of the international search report

27 DECEMBER 2011 (27.12.2011)

Name and mailing address of the ISA/KR

Korean Intellectual Property Office
Government Complex-Daejeon, 189 Cheongsu-ro,
Seo-gu, Daejeon 302-701, Republic of Korea

Facsimile No. 82-42-472-7140

Authorized officer

LEE, SUNG JOON

Telephone No. 82-42-481-8501



INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/KR2011/001166

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
KR 10-2009-0098067 A	17.09.2009	KR 10-1078722 B1	01.11.2011
US 2010-0187002 A1	29.07.2010	KR 10-2010-0087932 A	06.08.2010
JP 2009-267127 A	12.11.2009	None	