

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
7 February 2002 (07.02.2002)

PCT

(10) International Publication Number
WO 02/11193 A2

(51) International Patent Classification⁷: **H01L 21/027**,
G03F 7/42, B08B 7/00

Prosperity Court, San Jose, CA 95131 (US). **YE, Yan**;
13271 Via Arriba Drive, Saratoga, CA 95070 (US).

(21) International Application Number: PCT/US01/23992

(74) Agents: **BERNADICOU, Michael, A.** et al.; Blakely,
Sokoloff, Taylor & Zafman LLP, 17th floor, 12400
Wilshire Boulevard, Los Angeles, CA 90025 (US).

(22) International Filing Date: 31 July 2001 (31.07.2001)

(25) Filing Language:

English

(81) Designated States (*national*): JP, KR, SG.

(26) Publication Language:

English

(84) Designated States (*regional*): European patent (AT, BE,
CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC,
NL, PT, SE, TR).

(30) Priority Data:

09/629,329

1 August 2000 (01.08.2000)

US

(71) Applicant: **APPLIED MATERIALS, INC.** [US/US];
P.O. Box 450A, Santa Clara, CA 95052 (US).

Published:

— *without international search report and to be republished
upon receipt of that report*

(72) Inventors: **HSIEH, Chang, Lin**; 1071 Regency Knoll
Drive, San Jose, CA 95129 (US). **CHEN, Hui**; 1533 Pros-
perity Court, San Jose, CA 95131 (US). **YUAN, Jie**; 1533

*For two-letter codes and other abbreviations, refer to the "Guid-
ance Notes on Codes and Abbreviations" appearing at the begin-
ning of each regular issue of the PCT Gazette.*

(54) Title: **NH₃ PLASMA DESCUMMING AND RESIST STRIPPING IN SEMICONDUCTOR APPLICATIONS**

(57) **Abstract:** In general, the present disclosure pertains to a method for removing photoresist from locations on a semiconductor structure where its presence is undesired. In one embodiment, a method is disclosed for descumming residual photoresist material from areas where it is not desired after patterning of the photoresist. In another embodiment, a misaligned patterned photoresist is stripped from a semiconductor substrate surface. In particular, the method comprises exposing the semiconductor structure to a plasma generated from a source gas comprising NH₃. A substrate voltage is utilized in both methods in order to produce anisotropic etching. In the descumming embodiment, the critical dimensions of the patterned photoresist are maintained. In the photoresist stripping embodiment, a patterned photoresist is removed without adversely affecting a partially exposed underlying layer of an organic dielectric.



WO 02/11193 A2

NH₃ PLASMA DESCUMMING AND RESIST STRIPPING
IN SEMICONDUCTOR APPLICATIONS

BACKGROUND OF THE INVENTION

1. Field of the Invention

In general, the present invention relates to a method for removing photoresist from locations on a semiconductor structure where its presence is undesired. One embodiment pertains to a method of removing residual photoresist (descumming) from a surface underlying the photoresist layer after patterning (opening) the photoresist. Another embodiment pertains to a method of removing a patterned photoresist layer from an underlying surface when the patterned photoresist is misaligned from its desired location on the underlying surface.

2. Brief Description of the Background Art

A patterned photoresist layer is often used as a template for pattern etching an underlying layer which functions as a hard mask during the etching of layers which underlie the hard mask. Frequently, the hard mask is formed from an inorganic material such as silicon oxide or silicon nitride (or a combination thereof).

Figure 1 shows a typical prior art semiconductor structure 100 which includes, from bottom to top, a silicon substrate 102, overlaid with a layer 104 of an organic-based dielectric material, overlaid with a hard mask layer 106, and a patterned photoresist layer 108. After patterning of the photoresist layer 108, there are often "feet" 110 remaining at the interface between the patterned photoresist layer 108 and the hard mask layer 106, as shown in Figure 1. The presence of these "feet" makes it difficult to maintain control of the critical dimensions of a pattern etched in the hard mask layer 106 (and the critical dimensions of features etched in the organic dielectric layer 104 underlying hard mask layer 106).

1 Figure 2 shows a second prior art semiconductor structure 200, which may occur as
2 an intermediate structure in a dual damascene process. This structure 200 includes, from
3 bottom to top, a substrate layer 202, a contact via 210 etched in an organic dielectric layer
4 204, a patterned hard mask layer 206, and a second, patterned photoresist layer photoresist
5 214, which was deposited after etching of contact via 210. Any residual material from the
6 first patterned layer of photoresist (not shown) which was used to pattern hard mask 206 was
7 removed after etching of contact via 210. Then, an additional layer 214 of photoresist was
8 deposited and patterned in order to provide a template for pattern etching the hard mask
9 layer 206 to provide trenches which connect between contact vias (for example, and not by
10 way of limitation). However, as illustrated in Figure 2, an error occurred during patterning
11 of second photoresist layer 214, and the opening 216 in second patterned photoresist layer
12 214, which was intended to be centered over contact via 210 is misaligned. By this time,
13 considerable expense has been incurred in the formation of the structure 200 shown in
14 Figure 2, and rather than discard the structure 200, it is desired to remove the misaligned
15 second patterned photoresist layer 214 and to reapply a new photoresist layer.

16 In the past, since most photoresists are comprised of organic materials, a plasma
17 formed from oxygen (O_2) gas has been used to remove the "feet" 110 of the kind shown in
18 Figure 1 (descumming) and to strip misaligned photoresist from a semiconductor structure
19 of the kind shown in Figure 2 (reworking). However, even when a bias voltage is applied
20 to the substrate, etching with O_2 is isotropic. With respect to the structure illustrated in
21 Figure 1, this may cause a change in the critical dimension (an enlargement) of the pattern
22 in patterned photoresist layer 108 by the time the feet 110 are removed. With respect to the
23 structure illustrated in Figure 2, this may cause undercutting of the organic dielectric layer
24 204 toward its base, as illustrated by the broken lines indicating areas 218. Also, etching
25 with O_2 is very fast, making it difficult to maintain good control over the amount of
26 photoresist which is removed (or organic dielectric layer which is inadvertently removed).

- 1
- 2
- 3
- 4

5

6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21

22

23

24

104, and the underlying substrate layer 102.

Figure 2 shows a prior art "dual damascene" semiconductor structure 200 including, from top to bottom, a second patterned photoresist layer 214, a patterned hard mask layer 206, a contact via 210 etched into a layer 204 of an organic dielectric material underlying patterned hard mask layer 206, and underlying substrate 202. In this illustration, photoresist layer 208 has been incorrectly patterned, and the pattern is misaligned with contact via 210.

Figure 3 shows an example of an apparatus which can be used to practice the method of the invention, the Applied Materials IPS™ dielectric etch chamber (designated by reference numeral 300). The IPS™ chamber 300 includes two plasma power sources, provided by an outer coil 302 and an inner coil 304. Substrate bias power source 306 permits application of bias to a substrate being processed.

Figure 4A shows a beginning semiconductor structure 400 of the kind known in the art which exhibits feet 410 at the base of patterned photoresist layer 408. Patterned photoresist layer 408 overlies a hard mask layer 406, and a layer 404 of an organic low k dielectric material, all of which overlie a substrate 402.

Figure 4B shows the semiconductor structure 400 after descumming according to the method of the invention.

Figure 4C shows the semiconductor structure 400 of Figure 4B after pattern etching of the hard mask layer 406.

Figure 4D shows the semiconductor structure 400 of Figure 4C after etching of a

1 contact via 412 in the organic low k dielectric layer 404.

2 Figure 4E shows the semiconductor structure 400 of Figure 4D after deposition of
3 a second, new photoresist layer 414.

4 Figure 4F shows the semiconductor structure 400 of Figure 4E after patterning of
5 photoresist layer 414. In this instance, the opening in second photoresist layer 414 was
6 intended to be centered over via 412, but the patterning of second photoresist layer 414 was
7 misaligned with respect to via 412.

8 Figure 4G shows the semiconductor structure 400 of Figure 4F after stripping of the
9 second photoresist layer 414, according to the method of the invention.

10 Figure 4H shows the semiconductor structure 400 of Figure 4G after deposition of
11 a third photoresist layer 416.

12 Figure 4I shows the semiconductor structure 400 of Figure 4H after patterning of
13 photoresist layer 416, including "feet" 418 overlying patterned hard mask layer 406.
14 Residual photoresist 420 may also be present on the sidewalls and bottom of contact via 412.

15 Figure 4J shows the semiconductor structure 400 of Figure 4J after descumming
16 according to the method of the invention.

17 Figure 4K shows the semiconductor structure 400 of Figure 4J after second pattern
18 etching of the hard mask layer 406.

Figure 4L shows the semiconductor structure 400 of Figure 4K after etching of a trench 422 to a desired depth "A" in the organic low k dielectric layer 404.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Disclosed herein is method of descumming a semiconductor structure, to remove residual photoresist from areas where it is not desired after patterning of the photoresist. In one embodiment, the photoresist descumming is carried out over a substrate which includes from top to bottom, a layer of patterned photoresist; an underlying layer of hardmasking material; a layer of an organic dielectric material (frequently a low k dielectric material); and an underlying substrate. It is desired to remove residual photoresist from the surface of the hardmasking material, where the residual material is present in the opened areas of the pattern.

The method of the invention comprises exposing the semiconductor structure to a plasma generated from a source gas comprising ammonia (NH_3). NH_3 typically comprises at least 50% of the source gas. A substrate bias voltage within the range of about - 100 V to about - 1,000 V is typically applied during the performance of the descumming method of the invention. For an IPSTM dielectric etch chamber, the substrate bias power applied ranges from about 100 W to about 400 W, to obtain this substrate bias voltage.

The hardmasking layer typically comprises silicon oxide or silicon nitride, or a combination thereof. The organic low k dielectric material is typically selected from the group consisting of Poly(arylene)ethers; Poly(arylene)ether oxazoles; Fluorinated poly(arylene)ethers; Parylene-N; Parylene-F; Parylene-AF; Parylene-AF4; Polyimides; Polynaphthalene-N; Polynaphthalene-F; Perfluorocyclobutene; Polytetrafluoroethylene; Polyphenyl-Quinoxalines; Polybenzoxazoles; Polyindane; Polynorborene; Polystyrene; Polyphenyleneoxide; Polyethylene; Polypropylene; alpha-carbons; SILKTM; BCB; FPI; FLARE 2.0; and combinations thereof.

1 Also disclosed herein is a method of stripping a misaligned, patterned photoresist
2 from a semiconductor structure. In one embodiment, the photoresist stripping is carried out
3 over a substrate which includes, from top to bottom: a layer of misaligned, patterned
4 photoresist; an underlying layer of hardmasking material; a layer of an organic dielectric
5 material (frequently a low k dielectric material) which has a contact via or other feature
6 etched therein; and, an underlying substrate. It is desired to remove the misaligned,
7 patterned photoresist from the surface of the underlying structure with minimal effect on,
8 or damage to, the etched layer of organic dielectric material and the substrate underlying that
9 material.

10 The method comprises exposing the semiconductor structure to a plasma generated
11 from a source gas comprising NH_3 . Ammonia (NH_3) typically comprises at least 50% of the
12 source gas. A substrate bias voltage within the range of about - 100 V to about - 1,000 V
13 is typically applied during the performance of the photoresist stripping method of the
14 invention. For an IPSTM dielectric etch chamber, the substrate bias power applied typically
15 ranges from about 100 W to about 400 W.

16 The hard mask layer typically comprises silicon oxide or silicon nitride, or a
17 combination thereof. The organic low k dielectric material is typically selected from the
18 group consisting of Poly(arylene)ethers; Poly(arylene)ether oxazoles; Fluorinated
19 poly(arylene)ethers; Parylene-N; Parylene-F; Parylene-AF; Parylene-AF4; Polyimides;
20 Polynaphthalene-N; Polynaphthalene-F; Perfluorocyclobutene; Polytetrafluoroethylene;
21 Polyphenyl-Quinoxalines; Polybenzoxazoles; Polyindane; Polynorborene; Polystyrene;
22 Polyphenyleneoxide; Polyethylene; Polypropylene; alpha-carbons; SILKTM; BCB; FPI;
23 FLARE 2.0; and combinations thereof.

24 The invention provides methods of descumming and photoresist stripping of
25 semiconductor structures which do not result in damage to underlying organic layers,
26 including organic dielectric layers, and in particular, organic low k dielectric material layers.

1 Since most photoresists are organic materials, it is difficult to remove residual photoresist
2 material, or to strip a photoresist layer for rework without affecting other layers of organic
3 material which are present in the structure. This method has provided unexpected results
4 in enabling the accomplishment of this difficult task. The methods of the invention provide
5 excellent critical dimension control during pattern etching of the hard mask layer and
6 subsequent etching of features in an organic dielectric material.

7 The methods of the invention are useful for semiconductor structures having feature
8 sizes as small as $0.13\ \mu\text{m}$.

9 As a preface to the detailed description of the preferred embodiments, it should be
10 noted that, as used in this specification and the appended claims, the singular forms "a",
11 "an", and "the" include plural referents, unless the context clearly dictates otherwise. In
12 addition, the term "substrate" includes semiconductor materials, glass, ceramics, polymeric
13 materials, and other materials of use in the semiconductor industry.

15 I. AN APPARATUS FOR PRACTICING THE INVENTION

16 Figure 3 shows an example of an apparatus which can be used to practice the
17 methods of the invention, the Applied Materials IPS™ dielectric etch chamber (designated
18 by reference numeral 300). The IPS™ chamber 300 includes two plasma power sources,
19 provided by an outer coil 302 (frequency typically tuned at $2.0 \pm 0.1\ \text{MHZ}$) and an inner coil
20 304 (frequency typically tuned at $2.3 \pm 0.1\ \text{MHZ}$), both of which are located exterior to
21 chamber 300. A substrate (typically a silicon wafer) is held in place upon a ceramic
22 electrostatic chuck (substrate support platen) 308. A bias voltage may be applied to
23 substrate support platen 308 by means of bias power source 306 (frequency typically tuned
24 at $1.7 \pm 0.2\ \text{MHZ}$).

25 The methods of the invention disclosed herein are preferably performed in an
26 apparatus having separate power controls for the plasma source power and substrate bias

1 power.

2
3 II. EMBODIMENTS ILLUSTRATING THE METHODS OF THE INVENTION
4 FOR PHOTORESIST DESCUMMING AND STRIPPING

5 Referring to the figures, Figure 4A shows a typical semiconductor structure 400 to
6 which the method of the invention is applied. Semiconductor structure 400, as shown in
7 Figure 4A, includes, from top to bottom, a patterned photoresist layer 408, a hard mask
8 layer 406, and a layer 404 of an organic low k dielectric material, all deposited on a substrate
9 402, which is typically silicon or silicon nitride.

10 The organic low k dielectric material may be any carbon and hydrogen-containing
11 low k dielectric material including, for example, but not limited to, Poly(arylene)ethers;
12 Poly(arylene)ether oxazoles; Fluorinated poly(arylene)ethers; Parylene-N; Parylene-F;
13 Parylene-AF; Parylene-AF4; Polyimides; Polynaphthalene-N; Polynaphthalene-F;
14 Perfluorocyclobutene; Polytetrafluoroethylene; Polyphenyl-Quinoxalines;
15 Polybenzoxazoles; Polyindane; Polynorborene; Polystyrene; Polyphenyleneoxide;
16 Polyethylene; Polypropylene; alpha-carbons; SILK™; BCB; FPI; FLARE 2.0; as well as
17 combinations of any of these materials, which have a dielectric constant lower than that of
18 silicon dioxide. In particular, the term "organic low k dielectric material" refers to a carbon
19 and hydrogen-based dielectric material having a dielectric constant ("k") value lower than
20 4.0.

21 The low k dielectric material is deposited on the substrate according to methods
22 known in the art, depending on the particular low k dielectric material used. The layer 404
23 of organic low k dielectric material is typically deposited to have a thickness within the
24 range of about 7000 Å to about 11,000 Å.

25 The hard mask layer 406 is typically silicon oxide or silicon nitride, or a combination
26 thereof, but could also be silicon carbide or silicon oxynitride. The hard mask layer 406 is
27 deposited overlying the organic low k dielectric material layer 404 according to methods

1 known in the art, depending on the particular hard mask material used. The hard mask layer
2 406 is typically deposited to have a thickness within the range of about 1000 Å to about
3 2000 Å.

4 Deposited overlying the hard mask layer 406 is a photoresist layer 408, which may
5 be any suitable photoresist material known in the art. The photoresist is an organic, carbon-
6 containing material. The applied thickness and patterning method for the photoresist layer
7 408 will depend on the particular photoresist material used. For patterns having a feature
8 size less than about 0.25 μm , the photoresist most frequently used is a DUV photoresist
9 available from either JSR or Shipley. The term "feature" refers to, but is not limited to,
10 interconnects, contacts, vias, trenches, and other structures which make up the topography
11 of the substrate surface. The term "feature size" typically refers to the smallest dimension
12 of a feature. A typical film thickness for a DUV photoresist used to produce a feature size
13 of less than about 0.25 μm ranges from about 4,000 Å to about 10,000 Å.

14 After patterning of the photoresist, there are often "feet" 410 remaining at the
15 interface between the patterned photoresist layer 408 and the hard mask layer 406, as shown
16 in Figure 4A. The present invention provides a method for "descumming" the
17 semiconductor structure 400 shown in Figure 4A, whereby the feet 410 are removed.

18 The method of the invention for descumming the semiconductor structure 400 shown
19 in Figure 4 A includes exposing the structure to a plasma generated from a source gas
20 comprising NH_3 for a short period of time (typically, about 15 - 60 seconds). Although the
21 source gas may include other, inert gases (such as argon, helium, or xenon) or may include
22 nitrogen, use of gases other than NH_3 may be less desirable in some instances, because this
23 tends to slow down the rate of descumming. If other gases are included in the plasma
24 source gas, they should represent less than 50 volume % of the total gas flow. In the IPS™
25 apparatus, a typical total gas flow is about 200 sccm, of which gases other than NH_3 are
26 typically less than about 100 sccm.

A moderate bias voltage within the range of about - 100 V and - 1,000 V is typically applied to the substrate during the descumming process in order to direct high energy species generated within the plasma toward the substrate. This provides anisotropic removal of the feet 410 at the base of the patterned photoresist layer 408. In the Applied Materials IPS™ dielectric etch chamber shown in Figure 3, or an equivalent apparatus, a bias power within the range of about 100 W to about 400 W is typically applied to produce a substrate bias voltage which provides the desired results. A typical descumming time ranges from about 15 seconds to about 60 seconds, depending on the substrate bias applied. For example, when a higher bias power is used, descumming time is typically shorter than when a lower bias power is used. Commonly applicable process conditions for descumming a semiconductor structure according to the method of the invention are presented in Table 1.

Table 1. Preferred Process Conditions for Descumming and Photoresist Stripping

Process Parameter	Range of Process Conditions	Preferred Process Conditions	More Preferred Process Conditions
NH ₃ Flow Rate (sccm)	50 - 200	75 - 150	75 - 125
N ₂ Flow Rate (sccm)	0 - 100	0 - 50	0 - 50
He Flow Rate (sccm)	0 - 100	0 - 50	0
Ar Flow Rate (sccm)	0 - 100	0 - 50	0
Plasma Source Power - Outer (W)	600 - 2000	600 - 1500	600 - 1200
Plasma Source Power - Inner (W)	100 - 1200	200 - 1000	200 - 800
Substrate Bias Power (W)	100 - 1000	100 - 800	100 - 600
Process Chamber Pressure (mTorr)	5 - 60	5 - 40	5 - 40
Substrate Temperature (°C)	-15 to +15	-15 to +15	-15 to +15

Figure 4B shows the semiconductor structure 400 after descumming according to the

1 method of the invention. Following descumming, the hard mask layer 406 is pattern etched
2 using the patterned photoresist layer as a template, to provide the structure shown in Figure
3 4C. Pattern etching of the hard mask layer 406 is performed according to methods known
4 in the art, depending on the particular hard mask material used. When the hard mask layer
5 406 is silicon oxide, a typical plasma source gas containing a reactive etchant such as a
6 fluorine-containing compound is used. The plasma source gas may also contain a chlorine-
7 containing compound and/or various inert gases known in the art. The total gas flow is
8 commonly about 300 sccm; other process conditions include 1200 - 2000 W plasma source
9 power (outer); 500 - 1000 W plasma source power (inner); 800 - 1800 W substrate bias
10 power; 5 - 60 mTorr process chamber pressure; -15 to +15 °C substrate temperature; 30
11 seconds typical etch time for a 2000 Å thick layer of silicon oxide hard mask material.

12 After pattern etching the hard mask layer 406, a contact via 412 is etched in the
13 organic low k dielectric layer 404, as shown in Figure 4D. Etching of the organic low k
14 dielectric material is carried out using the method most appropriate for the particular
15 dielectric material. Typical process conditions for etching a contact via 412 in a layer of
16 low k dielectric 404 of SILK™ or FLARE™ are as follows: 50 - 300 sccm of plasma source
17 gas flow, where the plasma source gas may contain reactive etchants more commonly used
18 in the art such as at least one of O₂, a fluorine-containing compound, a chlorine-containing
19 compound, and a bromine-containing compound. Often, a chemically inert gas is used in
20 combination with the oxygen or halogen-containing source gas etchant species. In the
21 alternative, the low k dielectric may be etched using a hydrogen/nitrogen-based plasma
22 source gas. This hydrogen/nitrogen-based plasma source gas may comprise ammonia,
23 hydrogen, nitrogen, or a combination thereof as the reactive etchant species. A hydroxyl
24 amine may be used as the reactive etchant species when copper is not the conductive layer
25 used in the device. Again, a chemically inert gas may be used in combination with the
26 reactive etchant species. Typically, the total gas flow rate for hydrogen and nitrogen based

1 plasma source gas typically ranges from about 50 to about 300 sccm. Other process
2 conditions are as follows: 800 - 1200 W plasma source power (outer); 300 - 600 W plasma
3 source power (inner); 300 - 600 W substrate bias power; 5 - 40 m Torr process chamber
4 pressure; -15 °C substrate temperature. Preferably, when the hydrogen/nitrogen-based
5 plasma source gas is used, the etch plasma is a high density plasma having a plasma density
6 of at least $5 \times 10^{10} \text{ e}^-/\text{cm}^3$. A typical etch time for an 8000 Å thick layer of SILK™ or
7 FLARE™ is about 90 seconds. After etching of the contact via 412, the via may be filled
8 with a conductive material (such as aluminum or copper) according to methods known in
9 the art, or further processing of the semiconductor structure may be performed prior to the
10 application of metal, as in a dual damascene process. In a method for forming a dual
11 damascene structure, a second photoresist layer 414 is deposited over the semiconductor
12 structure 400, as shown in Figure 4E. The second photoresist layer 414 is then patterned
13 according to methods known in the art, depending on the particular photoresist used. At
14 times there is an inadvertent error in alignment of the pattern in second photoresist layer 414
15 with an underlying pre-metallization structure, such as via 412. The result is a misaligned
16 patterning of the second photoresist layer 414 as shown in Figure 4F.

17 Since a considerable expense has been incurred in producing the structure shown in
18 Figure 4F, it is desirable to rework the structure, to redeposit the second photoresist layer
19 412, and to repattern the photoresist.

20 The present invention also provides a method for stripping a misaligned, patterned
21 photoresist layer. The stripping method of the invention includes exposing the
22 semiconductor structure to a plasma generated from a source gas comprising NH_3 . Typical
23 process conditions for photoresist stripping are set forth in Table 1, above. Performing the
24 method of the invention using the process conditions set forth in Table 1 provides a
25 photoresist removal rate of about 2000 to 6000 Å per minute. The optimum time period for
26 performing the photoresist stripping process can be calculated based on the deposited

1 thickness of the photoresist layer 414.

2 Figure 4G shows the semiconductor structure 400 after stripping of the second
3 photoresist layer according to the method of the invention. Subsequently, a third, new layer
4 416 of photoresist is deposited over the semiconductor structure 400, as shown in Figure 4H.

5 The third, new photoresist layer 416 is then patterned according to methods known
6 in the art, depending on the particular photoresist used. Figure 4I shows a semiconductor
7 structure 400 with a correctly aligned, patterned photoresist layer 416. Again, there are feet
8 418 at the interface between the patterned photoresist layer 416 and the hard mask layer 406.
9 Residual photoresist 420 may also be present on the sidewalls and bottom of the contact via
10 412.

11 A second descumming process may then be performed according to the method of
12 the invention. Typical process conditions for descumming are set forth in Table 1, above.
13 The second descumming process results in removal of the "feet" 418, as well as residual
14 photoresist 410 present on the sidewalls and bottom of the contact via 412. Figure 4J shows
15 the semiconductor structure 400 after performance of the second descumming process.

16 Pattern etching of the hard mask layer 406 is then performed, using the patterned
17 photoresist layer as a template. Typical process conditions for pattern etching a silicon
18 oxide hard mask layer are presented above. Figure 4K shows the semiconductor structure
19 400 after second pattern etching of the hard mask layer 406.

20 After a second pattern etching of the hard mask layer 406, a trench 422 is etched in
21 the organic low k dielectric layer 404 to a desired depth "A", as shown in Figure 4L.
22 Etching the organic low k dielectric material is performed according to methods known in
23 the art. Typical process conditions for etching a trench 422 in the low k dielectric layer are
24 as previously described with reference to etching of via 412.

25 At this point, the trench 422 and underlying contact via 412 can be filled with a
26 conductive material (such as aluminum or copper) according to methods known in the art.

1 Alternatively, further processing can be performed if a more complex structure is desired.

2 The methods of the invention described above for photoresist descumming and
3 photoresist stripping have minimal affect on underlying organic layers such as the organic
4 dielectric layer. The methods of the invention provide excellent critical dimension control
5 during pattern etching of the hard mask layer and subsequent etching of features in the
6 organic low k dielectric material.

7 The methods of the invention are useful for semiconductor structures having feature
8 sizes as small as 0.13 μm .

9 The above described preferred embodiments are not intended to limit the scope
10 of the present invention, as one skilled in the art can, in view of the present disclosure
11 expand such embodiments to correspond with the subject matter of the invention claimed
12 below.

CLAIMS

We claim:

- 1 1. A method of descumming organic residue from a semiconductor structure which
2 includes a patterned photoresist layer in a manner which does not impact a critical
3 dimension of said patterned photoresist layer, by contacting said semiconductor structure
4 with a plasma etchant where the chemically reactive plasma species are generated from NH_3 .
- 1 2. The method of Claim 1, wherein underlying said patterned photoresist layer is a hard
2 mask layer comprising silicon oxide or silicon nitride or a combination thereof.
- 1 3. The method of Claim 1, wherein NH_3 comprises at least 50 volume % of a source
2 gas used to produce said plasma.
- 1 4. The method of Claim 1, wherein a substrate bias voltage is applied to said
2 semiconductor structure during said descumming, and wherein said bias voltage is within
3 the range of about - 100 V to about - 1,000 V.
- 1 5. The method of Claim 1, wherein a power ranging from about 100 W to about 400
2 W is applied to bias said substrate during said descumming.
- 1 6. The method of Claim 2, wherein said hard mask layer is not patterned.
- 1 7. The method of Claim 2, wherein said hard mask layer is patterned, and wherein

underlying said hard mask layer is a layer of organic dielectric material.

8. The method of Claim 7, wherein said organic dielectric material is a low k dielectric material.

9. The method of Claim 7, wherein said low k dielectric material is selected from the group consisting of Poly(arylene)ethers; Poly(arylene)ether oxazoles; Fluorinated poly(arylene)ethers; Parylene-N; Parylene-F; Parylene-AF; Parylene-AF4; Polyimides; Polynaphthalene-N; Polynaphthalene-F; Perfluorocyclobutene; Polytetrafluoroethylene; Polyphenyl-Quinoxalines; Polybenzoxazoles; Polyindane; Polynorborene; Polystyrene; Polyphenyleneoxide; Polyethylene; Polypropylene; alpha-carbons; SILK™; BCB; FPI; FLARE 2.0™; and combinations thereof.

10. The method of Claim 6, wherein said organic dielectric material layer includes an etched contact via.

11. A method for stripping a patterned photoresist layer from a semiconductor structure including said patterned photoresist layer, without adversely affecting an exposed organic layer underlying said patterned photoresist layer, by contacting said semiconductor structure with a plasma etchant where the chemically reactive species in said plasma etchant are generated from NH_3 .

12. The method of Claim 11, wherein a patterned hard masking layer underlies said patterned photoresist layer and overlies a portion of said exposed organic layer.

13. The method of Claim 12, wherein said hard masking layer is selected from the group

consisting of silicon oxide, silicon nitride, silicon oxynitride, and silicon carbide.

14. The method of Claim 11, wherein a layer of organic dielectric underlies said patterned hard masking layer.

15. The method of Claim 14, wherein said organic dielectric layer is a low k dielectric layer.

16. The method of Claim 15, wherein said low k dielectric material is selected from the group consisting of Poly(arylene)ethers; Poly(arylene)ether oxazoles; Fluorinated poly(arylene)ethers; Parylene-N; Parylene-F; Parylene-AF; Parylene-AF4; Polyimides; Polynaphthalene-N; Polynaphthalene-F; Perfluorocyclobutene; Polytetrafluoroethylene; Polyphenyl-Quinoxalines; Polybenzoxazoles; Polyindane; Polynorborene; Polystyrene; Polyphenyleneoxide; Polyethylene; Polypropylene; alpha-carbons; SILK™; BCB; FPI; FLARE 2.0; and combinations thereof.

17. The method of Claim 11, wherein NH₃ comprises at least 50 volume % of a source gas used to produce said plasma etchant.

18. The method of Claim 17, wherein a substrate bias voltage is applied to said semiconductor structure during said stripping of said patterned photoresist, and wherein said bias voltage is within the range of about - 100 V to about - 1,000 V.

19. The method of Claim 17, wherein a power ranging from about 100 W to about 400 W is applied to bias said substrate during said photoresist layer stripping.

1 / 8




FIG. 1 (PRIOR ART)




FIG. 2 (PRIOR ART)




FIG. 3

3 / 8




FIG. 4A (PRIOR ART)




FIG. 4B

4 / 8




FIG. 4C






FIG. 4D

5 / 8



6 / 8




FIG. 4G




FIG. 4H

7 / 8




FIG. 4I




FIG. 4J

8 / 8




FIG. 4K




FIG. 4L