



(19)

Europäisches Patentamt
European Patent Office
Office européen des brevets



(11)

EP 0 899 644 A3

(12)

EUROPEAN PATENT APPLICATION

(88) Date of publication A3:
06.05.1999 Bulletin 1999/18

(51) Int Cl. 6: G05F 3/20, H02M 3/07

(43) Date of publication A2:
03.03.1999 Bulletin 1999/09

(21) Application number: 98306464.3

(22) Date of filing: 13.08.1998

(84) Designated Contracting States:
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE

Designated Extension States:
AL LT LV MK RO SI

(30) Priority: 01.09.1997 JP 235652/97

(71) Applicant: ALPS ELECTRIC CO., LTD.
Ota-ku Tokyo 145 (JP)

(72) Inventor: Kanno, Susumu
Soma-shi, Fukushima-ken (JP)


(74) Representative: Kensett, John Hinton
Saunders & Dolleymore,
9 Rickmansworth Road
Watford, Hertfordshire WD1 7HE (GB)

(54) Bias voltage stabilizing circuit

(57) Disclosed herein is a bias voltage stabilizing circuit which comprises a dc voltage source, a first voltage drop circuit (10b) having a first diode (11), and a second voltage drop circuit (10c) having a second diode (13). The first voltage drop circuit and the second voltage drop circuit are electrically series-connected to each other and electrically parallel-connected to the dc voltage source. Resistors (12,14) are electrically con-

nected to at least one of the first voltage drop circuit and the second voltage drop circuit in series with either the first diode or the second diode. A closed loop is formed by the dc voltage source, the first diode, the second diode and the resistors. The voltage at a point where the first voltage drop circuit and the second voltage drop circuit are electrically connected to each other, is used as a bias voltage.

FIG. 1





DOCUMENTS CONSIDERED TO BE RELEVANT		Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.6)
Category	Citation of document with indication, where appropriate, of relevant passages		
A	LIRAN T: "OPTIMIZATION OF A BACK BIAS GENERATOR FOR NMOS VLSI" PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ESPOO, FINLAND, JUNE 7 - 9, 1988, vol. 2, no. CONF. 21, 7 June 1988, pages 1601-1606, XP000124760 INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS * the whole document * ---	1-3	G05F3/20 H02M3/07
A	US 4 691 304 A (HORI RYOICHI ET AL) 1 September 1987 * the whole document *	1-3	
A	PATENT ABSTRACTS OF JAPAN vol. 097, no. 010, 31 October 1997 & JP 09 162641 A (ALPS ELECTRIC CO LTD), 20 June 1997 * abstract * -----	1-3	
			TECHNICAL FIELDS SEARCHED (Int.Cl.6)
			H02M G05F
<p>The present search report has been drawn up for all claims</p>			
Place of search	Date of completion of the search		Examiner
THE HAGUE	12 March 1999		Schobert, D
CATEGORY OF CITED DOCUMENTS		T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document	
X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document			

**ANNEX TO THE EUROPEAN SEARCH REPORT
ON EUROPEAN PATENT APPLICATION NO.**

EP 98 30 6464

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report.
The members are as contained in the European Patent Office EDP file on
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

12-03-1999

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 4691304 A	01-09-1987	JP 60253090 A	13-12-1985
		DE 3519249 A	05-12-1985
		GB 2161664 A,B	15-01-1986
		KR 9403891 B	04-05-1994
		KR 9403892 B	04-05-1994