

(19)



(11)

EP 2 701 028 A1

(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication:

26.02.2014 Bulletin 2014/09

(51) Int Cl.:

G05F 1/56 (2006.01)(21) Application number: **12175926.0**(22) Date of filing: **11.07.2012**

(84) Designated Contracting States:

AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

Designated Extension States:


BA ME• **Joita, Adrian****47877 Willich (DE)**• **Butur, Adriana****47877 Willich (DE)**(71) Applicant: **ROHM CO., LTD.****Kyoto 615 (JP)**(74) Representative: **Isarpatent****Patent- und Rechtsanwälte****Friedrichstrasse 31****80801 München (DE)**

(72) Inventors:

• **Fronen, Rob****47877 Willich (DE)****(54) An integrated circuit with an external reference resistor network**

(57) An integrated circuit, IC, (1) comprising an integrated reference current generation circuit (2) adapted to generate a reference current (I_{ref}) for said integrated circuit (1) and having reference voltage sources (1, 9) each supplying a reference voltage via a first and second integrated switch (SW1, SW2) to a corresponding amplifier (10, 12) that is adapted to regulate a control voltage of an integrated transistor (11, 13) connected to the respective amplifier such that the generated reference current (I_{ref}) is a weighted sum of external currents (I_1 , I_2) each flowing through one of said integrated transistors (11, 13) via network connection pins (4-1, 4-2) of said integrated circuit (1) to an external reference resistor network (5).

work (5) connected to said integrated circuit, IC (1); wherein said network connection pins (4-1, 4-2) are connectable to each other by means of a third integrated switch (SW3) and to a reference potential (GND) by means of said first and second switch (SW1, SW2); and an integrated control circuit (1) adapted to detect a failure in said external reference resistor network (5) on the basis of the monitored external currents (I_1 , I_2) and to control said integrated switches (SW1, SW2, SW3) such that the reference current (I_{ref}) generated by said integrated reference current generation circuit (2) is maintained constant if a failure occurs in said external reference resistor network (5).

**Fig 3**

Description

[0001] The invention relates to an integrated circuit comprising an integrated reference current generation circuit connected via network connection pins to an external reference resistor network.

[0002] In many applications an integrated circuit IC integrated on a chip comprises an integrated reference current generation circuit which is provided to generate a reference current for different circuits integrated on the chip. An on-chip reference current is created in conventional integrated circuits by means of an external resistor across which the reference circuit maintains a constant and well-defined reference voltage V_{ref} . This can be accomplished by means of a differential amplifier which regulates the gate voltage of a MOSFET in a closed loop manner. A current flowing through the transistor is equal to $I_{ref} = V_{ref}/R$, wherein R forms the resistance of the external reference resistor. The reference current I_{ref} provided by the integrated reference current generation circuit connected to the external reference resistor can therefore be adjusted in a wide range of values by selecting the external resistor value R accordingly. The generated reference current can be used within the integrated circuit for different functionalities such as adjusting a frequency, output current or a delay time etc.

[0003] Further, it may happen that the external resistor is partly damaged or broken with the consequence that the integrated circuit receives a reference current I_{ref} generated by the integrated reference current generation circuit connected to the external reference resistor with a wrong current strength and operates outside specified parameter ranges. Moreover, a deviation of the generated reference current from a desired set reference current cannot be detected or diagnosed and no correction of the situation will be performed.

[0004] Fig. 1 shows a conventional circuit which is used in a conventional integrated circuit to avoid the above-mentioned disadvantages, in particular a situation where a reference current with a wrong reference current value is generated because an external reference resistor has been damaged or a wire to the external reference resistor has been cut. As can be seen in Fig. 1 the integrated circuit IC comprises a reference voltage source V_{ref} which supplies a reference voltage to corresponding amplifiers that regulate a gate voltage of an associated MOSFET in a closed loop manner, wherein a current flowing through each MOSFET is given by: $I_{ref} = V_{ref}/R_{ref}$. As can be seen the integrated circuit IC comprises the reference current generation circuit three times each circuit being connected to a corresponding external resistor R_{ref} . The reference current generation circuits in the conventional integrated circuit IC as shown in Fig. 1 are connected to an arbiter circuit which monitors if any of the three reference currents is deviating more than a preset percentage from the other two reference currents. If the arbiter circuit detects that one of the reference currents I_{ref} is deviating too far from the other two reference currents, it selects one of the unaffected two other reference currents and outputs an error flag indicating that an error in one of the reference current generation circuits has occurred.

[0005] A disadvantage of the conventional integrated circuit IC shown in Fig. 1 is that three network connection pins have to be used to connect three external reference resistors R_{ref} to the integrated circuit IC. Further, the space for providing pins connecting the integrated circuit IC to the external electronic circuitry is limited. Moreover, each network connection pin used for one of the integrated reference current generation circuits can not be used for other purposes so that the functionality of the integrated circuit IC is limited.

[0006] Accordingly, it is an object of the present invention to provide an integrated circuit having an integrated reference current generation circuit which provides a constant reference current even when one external resistor value deviates from a set value and which needs less connection pins for connecting external reference resistors to the integrated circuit.

[0007] This object is achieved by an integrated circuit comprising the features of claim 1.

[0008] Accordingly, the present invention provides an integrated circuit comprising:

an integrated reference current generation circuit adapted to generate a reference current for said integrated circuit and having reference voltage sources each supplying a reference voltage via a first and second integrated switch to a corresponding amplifier that is adapted to regulate a control voltage of an integrated transistor connected to the respective amplifier such that the generated reference current is a weighted sum of external currents each flowing through one of said integrated transistors via network connection pins of said integrated circuit to an external reference resistor network connected to said integrated circuit;

wherein said network connection pins are connectable to each other by means of a third integrated switch and to a reference potential by means of said first and second switch; and an integrated control circuit adapted to detect a failure in said external reference resistor network on the basis of the monitored external currents and to control said integrated switches such that the reference current generated by said integrated reference current generation circuit is maintained constant if a failure occurs in said external reference resistor network.

[0009] Accordingly, the integrated circuit according to the present invention provides an integrated reference circuit that detects any deviation of a resistor value and compensates this deviation such that the value of the generated reference current I_{ref} remains unaffected and unchanged.

[0010] In a further possible embodiment of the integrated circuit according to the present invention a fourth integrated

switch is adapted to interrupt a first external current flowing through an integrated transistor and a first network connection pin of said integrated circuit to said external reference resistor network in response to a control signal applied to said fourth switch by said integrated control circuit.

[0011] In a further possible embodiment of the integrated circuit according to the present invention further a fifth integrated switch is adapted to interrupt a second external current flowing through an integrated transistor via a second network connection pin of said integrated circuit to said external reference resistor network in response to a control signal applied to said fifth switch by said integrated control circuit.

[0012] In a further possible embodiment of the integrated circuit according to the present invention if said integrated control circuit detects a change from a predetermined ratio between the first and second external current it turns off consecutively the first external current and the second external current by controlling the fourth and fifth integrated switch and compares measured voltages at the first and second network connection pin of said integrated circuit with expected voltages at the first and second network connection pin of said integrated circuit to identify a failing resistor of said external reference resistor network.

[0013] In a further possible embodiment of the integrated circuit according to the present invention the control circuit is adapted to control the integrated switches such that the identified failing resistor of said external reference resistor network is shortened to maintain the reference current generated by said integrated reference current generation circuit constant.

[0014] In a further possible embodiment of the integrated circuit according to the present invention the reference resistor network is connected via wires to the network connection pins of said integrated circuit and comprises resistors each having a predetermined reference resistance.

[0015] In a further possible embodiment of the integrated circuit according to the present invention the external reference resistor network comprises three reference resistors in a Π - configuration connected to a first and second network connection pin of said integrated circuit.

[0016] In a further possible embodiment of the integrated circuit according to the present invention a first reference resistor of said external reference resistor network is connected between both network connection pins of said integrated circuit.

[0017] In a further possible embodiment of the integrated circuit according to the present invention a second reference resistor of said external reference resistor network is connected between a first network connection pin of said integrated circuit and a reference potential.

[0018] In a further possible embodiment of the integrated circuit according to the present invention a third reference resistor is connected between a second network connection pin of said integrated circuit and a reference potential.

[0019] In a further possible embodiment of the integrated circuit according to the present invention the integrated reference current generation circuit comprises

a first reference voltage source adapted to generate a first reference voltage and

a second reference voltage source adapted to generate a second reference voltage being higher than the first reference voltage by a predetermined voltage ratio.

[0020] In a further possible embodiment of the integrated circuit according to the present invention the reference current is a weighted sum of the first external current flowing through a first integrated transistor and the first connection pin of said integrated circuit to said external reference resistor network and of the second external current flowing through a second integrated transistor of the second network connection pin of said integrated circuit to said external reference resistor network,

wherein the reference current I_{ref} is given by:

$$I_{ref} = I_1 + m \cdot I_2,$$

wherein m is a predetermined weighting factor.

[0021] In a further possible embodiment of the integrated circuit according to the present invention the reference current generated by said integrated reference current generation circuit is in a normal operation of said integrated circuit given by:

$$I_{ref} = \left[\frac{1}{R_2} + (m-1)(K-1)\frac{1}{R_1} + m \cdot K \frac{1}{R_3} \right] \cdot \frac{V_{ref1}}{2}$$

wherein R_1 , R_2 , R_3 are resistance values of the first, second and third reference resistors of said reference resistor

network,
 m is the weighting factor,
 K is the predetermined voltage ratio,
 V_{ref} is the reference voltage generated by the first reference voltage source of the integrated circuit.

[0022] In a further possible embodiment of the integrated circuit according to the present invention the sum of the weighting factor m and the voltage ratio K is set to the value two:

$$m + K = 2$$

with

the weighting factor (m) being smaller than one ($m < 1$), and the voltage ratio (K) being higher than one ($K > 1$).

[0023] In a further possible embodiment of the integrated circuit according to the present invention the resistance value of the first and second reference resistors of said reference resistor network are equal ($R1 = R2 = R$).

[0024] In a further possible embodiment of the integrated circuit according to the present invention the voltage ratio K is set to $K = 1,5$ and the weighting factor m is set to $m = 0,5$ and the third reference resistor has a resistance value of $3/5 R$ with R being the resistance values of the first and second reference resistors R1, R2 of said reference resistor network.

[0025] In a further possible embodiment of the integrated circuit according to the present invention if a wire connecting said external reference resistor network with said integrated circuit is cut the reference current generated by said integrated reference current generation circuit is maintained and does decrease by a predetermined percentage.

[0026] In a further possible embodiment of the integrated circuit according to the present invention the integrated control circuit generates an error flag signal indicating that a failure has occurred in said external reference resistor network if such a failure is detected by said integrated control circuit.

[0027] In the following possible embodiments of the integrated circuit having an integrated reference current generation circuit connected to an external reference resistor network are explained in more detail with reference to the enclosed figures.

Fig. 1 shows a conventional circuit as used in a conventional integrated circuit for detecting a faulty resistor of an external reference resistor network;

Fig. 2 shows a block diagram for illustrating a possible embodiment of an integrated circuit comprising an integrated reference current generation circuit connected to an external reference resistor network according to the present invention;

Fig. 3 shows a circuit diagram of a possible implementation of an integrated circuit comprising an integrated reference current generation circuit connected to an external reference resistor network according to the present invention;

Fig. 4 shows a possible circuit board design which can be used for connecting an external reference resistor network to an integrated reference current generation circuit used by an integrated circuit according to the present invention.

[0028] As can be seen from Fig. 2 the integrated circuit IC 1 according to the present invention comprises at least one integrated reference current generation circuit 2 generating an internal reference current I_{ref} used by circuits of the integrated circuit IC for different functions such as adjusting a frequency, an output current or a delay time etc. The reference current generation circuit 2 is connected to an integrated control circuit 3 of the IC 1. The reference current generation circuit 2 of the IC 1 is connected via a first and second network connection pin 4-1, 4-2 to an external reference resistor network 5 comprising in the shown implementation three resistors 6-1, 6-2, 6-3 connected to each other in a Π circuit configuration and having the reference resistor values R1, R2, R3, respectively. The integrated reference current generation circuit 2 is adapted to generate a reference current I_{ref} for the integrated circuit 1 and has reference voltage sources each supplying a reference voltage via a first and second integrated switch to a corresponding amplifier that is adapted to regulate a control voltage of an integrated transistor connected to the respective amplifier such that the generated reference current is a weighted sum of the external currents I_1 , I_2 each flowing through one of the integrated transistors via the network connections pins 4-1, 4-2 of the integrated circuit 1 to the external reference resistor network 5 connected to the integrated circuit 1 as shown in Fig. 2. The network connection pins 4-1, 4-2 are connectable to each other by means of a third integrated switch SW3 and to a reference potential GND by means of a first switch SW1 and second switch SW2 integrated in the integrated circuit IC 1 as shown in Fig. 3.

[0029] The integrated control circuit 3 as shown in Fig. 2 is adapted to detect a failure in the external reference resistor

network 5 on the basis of the monitored external currents I_1 , I_2 of the integrated switches IC such that the reference current I_{ref} generated by said integrated reference current generation circuit 2 is maintained constant even if a failure occurs in said external reference resistor network 5.

[0030] Fig. 3 shows a possible embodiment of an integrated circuit 1 according to the present invention in more detail.

As can be seen in Fig. 3 the integrated reference current generation circuit 2 comprises a first reference voltage source 7 connected by means of a connection pin 8 to a reference potential GND as shown in Fig. 3. Moreover, the integrated circuit 1 comprises a second reference voltage source 9 generating a second reference voltage. The second reference voltage source 9 is adapted to generate a second reference voltage V_{ref2} being higher than the first reference voltage V_{ref1} generated by the first reference voltage source 7 by a predetermined voltage ratio K ($V_{ref2} = K \cdot V_{ref1}$). The first reference voltage source 7 is connected via first controllable switch SW1 of the IC 1 to a corresponding amplifier 10 being a differential amplifier that is adapted to regulate a control voltage of an integrated transistor 11 connected to the output of the respective differential amplifier 10 such that a first external current I_1 flows through the first network connection pin 4-1 to the external reference resistor network 5. The second reference voltage source 9 supplies the generated reference voltage also to an input of a differential amplifier 12 whose output is connected to a second transistor 13. The differential amplifier 12 is connected to regulate a control voltage of the integrated second transistor 13 connected to the differential amplifier such that a second current I_2 flows through the second network connection pin 4-2 to the external reference resistor network 5. The currents flowing to the external reference resistor network 5 are split or minored with predefined ratios using associated transistors connected in parallel to the transistors 11, 13, respectively. As can be seen transistor 11' is a MOSFET having a gate connected to the output of the operational amplifier 10 to which a similar transistor 11' is connected in parallel such that the external current I_1 flowing through the connection pin 4-1 is split according to a 1:1 ratio so that half of the amplitude of the external current I_1 is applied to integrated control circuit 3 if a fourth integrated switch SW4 of the IC 1 is closed. In the same manner the transistors 13', 13'' are connected in parallel to the other transistor 13 so that the external current I_2 is split and a predetermined fraction of the current I_2 is applied to the integrated control circuit 3 if the switch SW5 of the IC 1 is closed. As can be seen in Fig. 3 the generated reference current I_{ref} is output by the integrated reference current generation circuit 2 ??? is a weighted sum of the external currents I_1 , I_2 flowing through one of the integrated transistors 11, 13 and the network connection pins 4-1, 4-2 of said integrated circuit 1 to the external reference resistor network 5 connected to the integrated circuit 1.

[0031] As can be seen from Fig. 3 the first and second network connection pin 4-1, 4-2 can be connected to each other by means of a third integrated switch SW3 controlled by the integrated control circuit 3. Moreover, the network connection pins 4-1, 4-2 can also be connected to a reference potential GND by means of the controlled first and second switch SW1, SW2 as shown in Fig. 3.

[0032] The integrated circuit 1 further comprises a fourth integrated switch SW4 which is adapted to interrupt a first external current I_1 flowing through a first integrated transistor 11 of the first network connection pin 4-1 of said integrated circuit 1 to said external reference resistor network 5 in response to a control signal applied to the fourth switch SW4 by said integrated control circuit 3 as shown in Fig. 3.

[0033] The fifth integrated switch SW5 is adapted to interrupt the second external current I_2 flowing through an integrated transistor 13 of the second network connection pin 4-2 of said integrated circuit 1 to said external reference resistor network 5 in response to a control signal applied to said fifth switch SW5 by said integrated control circuit 3.

[0034] In a possible embodiment of the integrated circuit 1 according to the present invention if the integrated control circuit 3 detects a change from a predetermined ratio between the first and second external current I_1 , I_2 it turns off consecutively the first external current I_1 and the second external current I_2 by controlling the fourth and fifth integrated switch SW4, SW5 and then compares the measured voltages at the first and second network connection pin 4-1, 4-2 of said integrated circuit IC 1 with expected voltages at the first and second network connection pin 4-1, 4-2 of said integrated circuit 1 to identify a failing resistor of the external reference resistor network 5.

[0035] The integrated control circuit 3 is further adapted to control the integrated switches SW1, SW2, SW3, SW4, SW5 such that the identified failing resistor of the external reference resistor network 5 is shortcut to maintain the reference current I_{ref} generated by the integrated reference current generation circuit 2 constant.

[0036] In the embodiment shown in Fig. 3 the external reference resistor network 5 comprises three reference resistors 6-1, 6-2, 6-3 with a II configuration connected to the first and second network connection pin 4-1, 4-2 of the integrated circuit 1. The first reference resistor 6-1 of said external reference resistor network 5 is connected between both network connection pins 4-1, 4-2 of the integrated circuit 1. A second reference resistor 6-2 of said external reference resistor network is connected between a first network connection pin 4-1 of said integrated circuit 1 and a reference potential that can be formed by a ground potential GND. A third reference resistor 6-3 of the reference resistor network 5 is connected between the second network connection pin 4-2 of said integrated circuit 1 and the reference potential GND as shown in Fig. 3.

[0037] The generated reference current I_{ref} is a weighted sum of the first external current I_1 flowing through the first integrated transistor 11 of the IC 1 and the first network connection pin 4-1 of the integrated circuit IC 1 to said external reference resistor network 5 and of the second external current I_2 flowing through a second integrated transistor 13 of

the IC 1 and the second network connection pin 4-2 of said integrated circuit 1 to said external reference resistor network 5, wherein the reference current I_{ref} is given by:

$$I_{ref} = I_1 + m \cdot I_2,$$

wherein m is a predetermined weighting factor.

[0038] In a possible implementation the reference current I_{ref} generated by said integrated reference current generation circuit 2 is given by:

$$I_{ref} = \left[\frac{1}{R_2} + (m-1)(K-1)\frac{1}{R_1} + m \cdot K \frac{1}{R_3} \right] \cdot \frac{V_{ref1}}{2}$$

wherein R_1 , R_2 , R_3 are resistance values of the first, second and third reference resistors 6-1, 6-2, 6-3 of the reference resistor network 5,

m is the predetermined weighting factor,

K is the predetermined voltage ratio, and

V_{ref1} is the reference voltage generated by the first reference voltage source 7 of the integrated circuit 1.

[0039] In a possible implementation the sum of the predetermined weighting factor m and the voltage ratio K is set to a value 2:

$$m + K = 2$$

wherein in a possible implementation the weighting factor (m) is smaller than one ($m < 1$), and the voltage ratio (K) is higher than one ($K > 1$).

[0040] In a possible embodiment the resistance value of the first and second resistor R_1 , R_2 of said reference resistor network 5 are equal ($R_1 = R_2 = R$). In a possible implementation if the voltage ratio is set to $K = 1.5$ and the weighting factor m is set to $m = 0.5$ the third reference resistor 6-3 comprises a resistance value of $3/5 R$ wherein R is the resistance values of the two other reference resistors 6-1, 6-2 of the reference resistor network 5. Other combinations such as $K = 4/3$ and $m = 2/3$ are also possible leading to $R_3 = 8 \times R$. After a detection of a deviation of a resistor the control circuit 3 can identify the failing resistor by consecutively switching off I_1 and I_2 and by comparing the sensed voltage at the terminals with expected reference voltages. Accordingly, the integrated control circuit 3 is able to identify at each of the three resistors 6-1, 6-2, 6-3 within the external reference resistor network 5 an occurred malfunction and then to shortcut the identified faulty resistor such that the generated reference current I_{ref} is maintained constant.

[0041] If one of the resistors 6-1, 6-2, 6-3 has a resistor value R_1 , R_2 , R_3 deviating from a preset value R_{set} more than 10% the control circuit 3 can deactivate the identified faulty resistor by controlling the integrated switches SW1, SW2, SW 3 accordingly. By closing switch SW3 the first resistor 6-1 is shortcut in case that its resistance value deviates from a preset value too much. Consequently, if a single faulty resistor within the external resistor network 5 is detected the control circuit 3 can perform a switching operation such that the generated reference current I_{ref} is constant and is unaffected by the faulty resistor. In case of another type of malfunction where a wire connecting the external reference resistor network 5 of the integrated circuit 1 is cut the reference current I_{ref} generated by the integrated reference current generation circuit 2 is maintained constant and decreases by a predetermined percentage. Accordingly, in this scenario or situation the circuit according to the present invention operates such that a predetermined percentage of the reference current I_{ref} is still generated although a wire has been cut. In a possible embodiment if a wire cut is detected this causes a decrease of the reference current I_{ref} of less than 19%.

[0042] In a possible embodiment the control circuit 3 generates in case of a malfunction an error signal (ERROR) indicating that a malfunction of the external reference resistor network 5 has occurred. This error signal can also indicate what type of malfunction has occurred, i.e. it can indicate whether there is a faulty resistor 6 in the reference resistor network 5 or a cut wire. In a possible embodiment the ERROR signal also indicates which resistor 6-i is faulty or which wire has been interrupted to a higher software layer.

[0043] Fig. 4 shows a possible printed circuit board PCB design which can be used for connecting an integrated circuit 1 according to the present invention with an external reference resistor network 5. As can be seen in Fig. 4 the separation

of wires for all three resistors 6-1, 6-2, 6-3 reduces the risk of a wire cut. Moreover, a wire cut error can only occur as a soldering error or a IC pin to the PCB. This is diagnosed and has an effect in reducing less than 19% of the reference current I_{ref} generated by the reference current generation circuit 2. Further, a loss of ground wire is prevented by double ground wires via ground connection of the integrated circuit 1. In a possible embodiment the integrated circuit 1 according to the present invention can be used in automotive applications. The integrated circuit IC 1 is compliant with ISO 26262 being an automotive safety standard.

Claims

1. An integrated circuit, IC, (1) comprising:

- an integrated reference current generation circuit (2) adapted to generate a reference current (I_{ref}) for said integrated circuit (1) and having reference voltage sources (7, 9) each supplying a reference voltage via a first and second integrated switch (SW1, SW2) to a corresponding amplifier (10, 12) that is adapted to regulate a control voltage of an integrated transistor (11, 13) connected to the respective amplifier such that the generated reference current (I_{ref}) is a weighted sum of external currents (I_1 , I_2) each flowing through one of said integrated transistors (11, 13) via network connection pins (4-1, 4-2) of said integrated circuit (1) to an external reference resistor network (5) connected to said integrated circuit, IC (1);

- wherein said network connection pins (4-1, 4-2) are connectable to each other by means of a third integrated switch (SW3) and to a reference potential (GND) by means of said first and second switch (SW1, SW2); and
- an integrated control circuit (3) adapted to detect a failure in said external reference resistor network (5) on the basis of the monitored external currents (I_1 , I_2) and to control said integrated switches (SW1, SW2, SW3) such that the reference current (I_{ref}) generated by said integrated reference current generation circuit (2) is maintained constant if a failure occurs in said external reference resistor network (5).

2. The integrated circuit according to claim 1,

wherein a fourth integrated switch (SW4) is adapted to interrupt a first external current (I_1) flowing through an integrated transistor (11) and a first network connection pin (4-1) of said integrated circuit (1) to said external reference resistor network (5) in response to a control signal applied to said fourth switch (SW4) by said integrated control circuit (3) and

wherein a fifth integrated switch (SW5) is adapted to interrupt a second external current (I_2) flowing through an integrated transistor (13) via a second network connection pin (4-2) of said integrated circuit (1) to said external reference resistor network (5) in response to a control signal applied to said fifth switch (SW5) by said integrated control circuit (3).

3. The integrated circuit according to claim 2,

wherein if said integrated control circuit (3) detects a change from a predetermined ratio between the first and second external current (I_1 , I_2) it turns off consecutively the first external current (I_1) and the second external current (I_2) by controlling the fourth and fifth integrated switch (SW4, SW5) and compares measured voltages at the first and second network connection pin (4-1, 4-2) of said integrated circuit (1) with expected voltages at the first and second network connection pin (4-1, 4-2) of said integrated circuit (1) to identify a failing resistor (6-1) of said external reference resistor network (5).

4. The integrated circuit according to claim 3,

wherein the integrated control circuit (3) is adapted to control the integrated switches (SW1, SW2, SW3, SW4, SW5) such that the identified failing resistor of said external reference resistor network (5) is shortened to maintain the reference current (I_{ref}) generated by said integrated reference current generation circuit (2) constant.

5. The integrated circuit according to one of the preceding claims 1 to 4,

wherein said reference resistor network (5) is connected via wires to the network connection pins (4-1, 4-2) of said integrated circuit (1) and comprises resistors (6) each having a predetermined reference resistance.

6. The integrated circuit according to one of the preceding claims 1 to 5,

wherein said external reference resistor network (5) comprises three reference resistors (6-1, 6-2, 6-3) in a Π -configuration connected to a first and second network connection pin (4-1, 4-2) of said integrated circuit (1).

7. The integrated circuit according to claim 6,

- wherein a first reference resistor (6-1) of said external reference resistor network (5) is connected between both network connection pins (4-1, 4-2) of said integrated circuit,
- a second reference resistor (6-2) of said external reference resistor network (5) is connected between a first network connection pin (4-1) of said integrated circuit (1) and a reference potential, and
- a third reference resistor (6-3) is connected between a second network connection pin (4-2) of said integrated circuit (1) and said reference potential.

8. The integrated circuit according to one of the preceding claims 1 to 7, wherein said integrated reference current generation circuit (2) comprises a first reference voltage source (7) adapted to generate a first reference voltage (V_{ref1}) and a second reference voltage source (9) adapted to generate a second reference voltage (V_{ref2}) being higher than the first reference voltage by a predetermined voltage ratio (K).

9. The integrated circuit according to one of the preceding claims 1 to 8, wherein said reference current (I_{ref}) is a weighted sum of the first external current (I_1) flowing through a first integrated transistor (11) and the first connection pin (4-1) of said integrated circuit (1) to said external reference resistor network (5) and of the second external current (I_2) flowing through a second integrated transistor (13) and the second network connection pin (4-2) of said integrated circuit to said external reference resistor network (5):

$$I_{ref} = I_1 + m \cdot I_2,$$

wherein m is a predetermined weighting factor.

10. The integrated circuit according to claim 9, wherein the reference current (I_{ref}) generated by said integrated reference current generation circuit (2) in a normal operation given by:

$$I_{ref} = \left[\frac{1}{R_2} + (m-1)(K-1)\frac{1}{R_1} + m \cdot K \frac{1}{R_3} \right] \cdot \frac{V_{ref1}}{2}$$

wherein R1, R2, R3 are resistance values of the first, second and third reference resistors (6-1, 6-2, 6-3) of said reference resistor network (5),
m is the weighting factor,
K is the predetermined voltage ratio,
 V_{ref1} is the reference voltage generated by the first reference voltage source (7).

11. The integrated circuit according to claims 9, 10, wherein the sum of the weighting factor (m) and the voltage ratio (K) is set to the value two:

$$m + K = 2$$

with
the weighting factor (m) being smaller than one ($m < 1$), and
the voltage ratio (K) being higher than one ($K > 1$).

12. The integrated circuit according to one of the preceding claims 6 to 11, wherein the resistance value (R1, R2) of the first and second reference resistors (6-1, 6-2) of said reference resistor network (5) are equal ($R_1 = R_2 = R$).

13. The integrated circuit according to claims 11, 12, wherein for the voltage ratio (K) being set to $K = 1,5$ and the weighting factor (m) being set to $m = 0,5$ the third reference resistor (6-3) has a resistance value of $3/5 R$ with R being the resistance values of the first and second

reference resistors (6-1, 6-2) of said reference resistor network (5).

5 14. The integrated circuit according to one of the preceding claims 1 to 13,
wherein if a wire connecting said external reference resistor network (5) with said integrated circuit (1) is cut the
reference current (I_{ref}) generated by said integrated reference current generation circuit (2) is maintained and does
decrease by a predetermined percentage.

10 15. The integrated circuit according to one of the preceding claims 1 to 14,
wherein said integrated control circuit (3) generates an error flag signal indicating that a failure has occurred in said
external reference resistor network (5) if such a failure is detected by said integrated control circuit (3).

15

20

25

30

35

40

45

50

55




Fig 1





Fig 2






Fig 4



EUROPEAN SEARCH REPORT

Application Number
EP 12 17 5926

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (IPC)
X	US 2008/073976 A1 (SCHWABE DIETMAR [DE]) 27 March 2008 (2008-03-27) * abstract; figure 1 *	1	INV. G05F1/56
A	US 2012/139524 A1 (SUZUKI ATSUHISA [JP]) 7 June 2012 (2012-06-07) * abstract; figure 1 *	1-15	
A	EP 0 173 833 A2 (METTLER INSTRUMENTE AG [CH]) 12 March 1986 (1986-03-12) * abstract; figure 5 *	1-15	
A	DE 196 45 405 A1 (MITSUBISHI ELECTRIC CORP [JP]) 23 October 1997 (1997-10-23) * abstract; figure 3 *	1-15	
			TECHNICAL FIELDS SEARCHED (IPC)
			G05F
The present search report has been drawn up for all claims			
Place of search The Hague		Date of completion of the search 21 January 2014	Examiner Arias Pérez, Jagoba
CATEGORY OF CITED DOCUMENTS X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document			

1
EPO FORM 1503 03.82 (P04C01)

**ANNEX TO THE EUROPEAN SEARCH REPORT
ON EUROPEAN PATENT APPLICATION NO.**

EP 12 17 5926

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report.
The members are as contained in the European Patent Office EDP file on
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

21-01-2014

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2008073976 A1	27-03-2008	CN 101150315 A	26-03-2008
		EP 1903318 A1	26-03-2008
		US 2008073976 A1	27-03-2008

US 2012139524 A1	07-06-2012	JP 2012119946 A	21-06-2012
		US 2012139524 A1	07-06-2012

EP 0173833 A2	12-03-1986	CH 665027 A5	15-04-1988
		DE 3586884 D1	21-01-1993
		EP 0173833 A2	12-03-1986
		JP S6166971 A	05-04-1986
		US 4814692 A	21-03-1989

DE 19645405 A1	23-10-1997	DE 19645405 A1	23-10-1997
		JP 3513608 B2	31-03-2004
		JP H09284135 A	31-10-1997
		US 5729231 A	17-03-1998

EPO FORM P0459

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82