POWER MANAGEMENT CIRCUIT THAT QUALIFIES POWERGOOD DISABLE SIGNAL

Inventor: MICHAEL JOHN SHAY, ARLINGTON, TX (US)

Correspondence Address:
MARK C. PICKERING
PILLSBURY WINTHROP LLP
50 FREMONT STREET
5TH FLOOR
SAN FRANCISCO, CA 94105-2230 (US)

Notice: This is a publication of a continued prosecution application (CPA) filed under 37 CFR 1.53(d).

Appl. No.: 09/105,097
Filed: Jun. 25, 1998

Related U.S. Application Data
Division of application No. 08/451,206, filed on May 26, 1995, now Pat. No. 5,805,923.

Publication Classification
Int. Cl. G06F 15/00

A power management system is disclosed. The system includes an oscillator interface for use in a power management system, a power recycle circuit for use in a power management system, a pad clock and self test for use in a power management system, a clock enable circuit for use in a power management system, a power level detect circuit for use in a power management system, an internal source clock generation circuit for use in a power management system, and a power-save mode change detection circuit for use in a power management system. The oscillator interface includes an interface circuit for interfacing with an external oscillator used as a source of oscillations. A clock stabilization filter masks out spurious crystal frequencies in the oscillations during start-up of the power management system following an enabling of a feedback loop. The clock stabilization filter has circuitry which provides that the oscillations will start with a rising transition after filtering. A bypassing circuit enables the clock stabilization filter when the external oscillator is a crystal oscillator and for bypassing the clock stabilization filter when the external oscillator is a can oscillator. A masking circuit masks the oscillations from the rest of the power management system. The masking circuit has circuitry which disables the clock masking after a falling edge of the oscillations and starts back up with a rising transition of the oscillations.
FIG. 4
PWRGOOD QUALIFICATION

FIG. 5B

FIG. 5A
POWER MANAGEMENT CIRCUIT THAT QUALIFIES POWERGOOD DISABLE SIGNAL

RELATED APPLICATIONS

COPYRIGHT NOTICE
[0002] A portion of the disclosure of this patent document contains material which is subject to (copyright or mask work) protection. The (copyright or mask work) owner has no objection to the facsimile reproduction by anyone of the patent document or the patent disclosure, as it appears in the Patent and Trademark Office patent file or records, but otherwise reserves all (copyright or mask work) rights whatsoever.

MICROFICHE APPENDIX
[0003] This application includes Appendix A, B, and C in microfiche which are to be considered an integral part hereof.

BACKGROUND OF THE INVENTION
[0004] 1. Field of the Invention
[0005] The present invention relates to power management systems, and more particularly, to a configurable power management system.
[0006] 2. Description of the Related Art
[0007] Previous power management systems for use with integrated circuit (IC) chips have been limited in their ability to be configured. Thus, there is a need for a power management system which is configurable.

SUMMARY OF THE INVENTION
[0008] The present invention provides an oscillator interface for use in a power management system. An interface circuit interfaces with an external oscillator used as a source of oscillations. A clock stabilization filter masks out spurious crystal frequencies in the oscillations during start-up of the power management system following an enabling of a feedback loop. The clock stabilization filter has circuitry which provides that the oscillations will start with a rising transition after filtering. A bypassing circuit enables the clock stabilization filter when the external oscillator is a crystal oscillator and bypasses the clock stabilization filter when the external oscillator is a can oscillator. A masking circuit masks the oscillations from the rest of the power management system. The masking circuit has circuitry which disables the clock masking after a falling edge of the oscillations and starts back up with a rising transition of the oscillations.
[0009] The present invention also provides a power recycle circuit for use in a power management system. An input receives a clock signal. A detection circuit for senses a minimum disable pulse when a clock signal is received and when a clock signal is not received. A power recycle circuit generates a power recycle signal in response to the minimum disable pulse. A state machine holds the power recycle signal for at least two clock cycles.

[0010] The present invention also provides a power recycle and self test circuit for use in a power management system. An input receives an oscillator clock. A clock generation circuit generates a clock output a first pad clock having a frequency approximately equal to one-half a frequency of the oscillator clock, a second pad clock having a frequency that is forced equal to a programmable fraction of the frequency of the oscillator clock, and a low signal. The clock generation circuit has a first operating mode in which the second pad clock is generated and a second mode in which internal signals of the power management system can be observed and the clock output is forced to a known level.
[0011] The present invention also provides a clock enable circuit for use in a power management system. A clock branch generator generates a first clock signal to drive a sequential device which is internal to the power management system. A clock enabling/disabling circuit disables the first clock after a falling edge of an internal source clock, holds the first clock low during disabling, re-enables the first clock after a falling edge of the internal source clock, and subsequently begins a first rise of the first clock with a next rising transition of the internal source clock. The clock enabling/disabling circuitry does not stop an external CPU core clock when the external CPU is actively performing a bus cycle.
[0012] The present invention also provides a power level detect circuit for use in a power management system. An analog voltage-level detector interface has a programmable override function for providing a digitally encoded voltage level as an output which is used for global configuration. An input receives an analog enable signal to turn on a DC-coupled source of an external voltage-level detector and a read strobe. A voltage-level detector input is sampled.
[0013] The present invention also provides an internal source clock generation circuit for use in a power management system. A synchronous counter with a synchronous load to a count of one and an asynchronous clear has a plurality of count output signals. A first multiplexer having two outputs is coupled to the synchronous counter and receives the plurality of count output signals. A second multiplexer having one output is coupled to the first multiplexer. A flip-flop is coupled to the output of the second multiplexer, and a clock referenced to an external oscillator clock samples an output of the flip-flop.
[0014] The present invention also provides a power-save mode change detection circuit for use in a power management system including an internal source clock, a first bank of flip-flops coupled to the internal source clock, and a second bank of flip-flops coupled to the internal source clock. A comparator compares the first and second banks of flip-flops and generates an equality signal when there is a difference between storage values of the first and second banks of flip-flops. A change indicator is asserted when a power-save mode is asserted in one of the first and second banks of flip-flops. The change indicator is sampled with a clock which is referenced to a falling edge of a system clock, and a synchronous load_once pulse is generated until a next rising edge of an internally qualified reference an external oscillator clock.
[0015] A better understanding of the features and advantages of the present invention will be obtained by reference to the following detailed description of the invention and
accompanying drawings which set forth an illustrative embodiment in which the principles of the invention are utilized.

BRIEF DESCRIPTION OF THE DRAWINGS

[0016] FIG. 1 is a block diagram illustrating a power management system in accordance with the present invention.

[0017] FIG. 2 is a block diagram illustrating a system which incorporates the power management system shown in FIG. 1.

[0018] FIG. 3 is a schematic diagram illustrating the configuration unit shown in FIG. 1.

[0019] FIG. 4 is a schematic diagram illustrating the external oscillator interface shown in FIG. 1.

[0020] FIG. 5A is a schematic diagram illustrating the powergood qualification block shown in FIG. 1.

[0021] FIG. 5B is a state diagram illustrating the operation of the powergood qualification schematic shown in FIG. 5A.

[0022] FIG. 6 is a schematic diagram illustrating the pad clock and self test block shown in FIG. 1.

[0023] FIGS. 7A and 7B are schematic diagrams illustrating the clock enable block shown in FIG. 1.

[0024] FIGS. 8 and 9 are schematic diagrams illustrating the power level detect block shown in FIG. 1.

[0025] FIG. 10 is a schematic diagram illustrating the internal source clock generation block shown in FIG. 1.

[0026] FIG. 11 is a schematic diagram illustrating the power-save mode change detection block shown in FIG. 1.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

[0027] Referring to FIG. 1, there is illustrated a power management system 30 in accordance with the present invention. Referring to FIG. 2, the power management system 30 is ideal for being implemented in the system 32. The system 32 is described in the data sheet entitled “Elentari Optimized 32-bit 468-class Controller With On-chip Peripherals for Embedded Systems”, authored by National Semiconductor Corporation of Santa Clara, California, a copy of which is attached hereto as Appendix A and is incorporated herein by reference. The system 32 includes a CPU 34, a DMA controller 36, a DRAM memory controller 38, a PCMCIA controller 40, a bus interface unit (BIU) 42, an ECP parallel port 44, an LCD controller 46, as well as other components. Although the power management system 30 is ideal for incorporation into the system 32, it should be well understood that such incorporation is not a requirement of the present invention and that the teachings of the present invention may be applied to smaller (or larger) stand-alone applications. Also attached hereto as Appendix B is a copy of a document entitled “Elentari Core Internal Bus Spec” which is also incorporated herein by reference. Finally, attached hereto as Appendix C is a copy of a document entitled “Internal Peripheral Bus Signals” which is also incorporated herein by reference.

[0028] The power management system 30 includes a number of power saving mechanisms that can be combined to achieve comprehensive power savings under a variety of system conditions. First of all, the core processor 34 power consumption can be controlled by varying the processor/system clock frequency. The internal CPU clock can be divided by 4, 8, 16, 32 or 64. In addition, in idle mode, the internal processor clock will be disabled. Finally, if an crystal oscillator circuit or external oscillator is being used, it can be disabled. For maximum power savings, all internal clocks can be disabled (even the real-time clock oscillator).

[0029] Some peripherals, notably the timer 48 and the PCMCIA interface 40 can be switched between a fixed frequency (external oscillator/2) and the CPU clock. When the CPU clock is being divided, this can reduce their power consumption. Note that the clocks for other on-board peripherals can be individually or globally controlled. By setting bits in the power management control registers (discussed below), the internal clocks to the DMA controller 36, the ECP port 44, the three-wire interface 50, the timer 48, the LCD controller 46, the DRAM controller 38, the PCMCIA controller 40 and the UART 52 can be disabled. In addition, the power management system 30 can programmed the of use CMOS level I/Os or TTL level I/O settings in the system 32. Finally, the external SYSLCK can be disabled via a bit in the Power Management Control Register.

[0030] The power management system 30 includes several modes of operation which are listed here in decreasing power consumption order (i.e., full power to least power). In the Normal Mode all clocks are at full speed, with the Timer, PCMCIA, SYSLCK connected to cpu_clk or external OSC/2, and the UART, DRAM refresh logic, and LCD Controller connected to OSC clock, and the RTC connected to RTC_osc. In the Power Save Mode, first, the CPU clock is divided by 4, 8, 16, 32 or 64, with the Timer, PCMCIA, SYSLCK connected to external OSC/2, the UART, DRAM logic, and LCD Controller connected to OSC, and the RTC connected to RTC_osc. Second, the CPU clock is divided by 4, 8, 16, 32 or 64 with the Timer, PCMLA, SYSLCK connected to cpu_clk, UART, DRAM logic, LCD Controller connected to OSC, and RTC connected to RTC_osc. In the Peripheral Power Down Mode the individual Peripherals can be disabled. In the Idle Mode the CPU clock is disabled with all peripherals unaffected, and RTC connected to RTC_osc. In the Crystal Oscillator Circuit Disable, Power Down Mode, first, if a crystal oscillator circuit is being used to drive the system 32, this mode will disable the oscillator circuit (NOTE: after being turned back on, it will take approximately 1 msec for the external crystal to stabilize). Second, if an external oscillator is being used, Power Down mode will disable all the system 32 clocks except for the RTC_osc. (NOTE: This is much faster upon recovery, as there is no stabilization delay). It should be noted that the RTC oscillator is always enabled even during power down mode; it can be disabled if desired.

[0031] The following indicates what peripherals are connected to which clocks and how those clock can be disabled/ enabled. The CPU 34: 1) Uses cpu_clk (Full speed clock= OSC_CLK/2); 2) cpu_clk can be divided by 4, 8, 16, 32 or 64; 3) In Idle mode, the clock is disabled. The Timer 48, PCMCIA 40, SYSLCK: 1) uses cpu_clk (full speed or divided by 4, 8, 16, 32 or 64); 2) or can use external OSC_CLK/2 (when cpu_clk is divided); 3) can be individu-
ally disabled. The UART 52, DRAM refresh logic, LCD Controller 46: 1) Connected to OSC; 2) can be individually disabled. The ECP 44 and the Three-wire Serial Interface 50: 1) Connected to OSC_CLK/2; 2) can be individually disabled. The DMA Controller 36 and Bus Interface Unit 42: 1) Uses cpu_clk (full speed or divided). The DRAM Controller 38: 1) Must use OSC_CLK for DRAM refresh cycles; 2) Sequencer can selectively use cpu_clk or 2*cpu_clk; 3) For state machine logic, must use cpu_clk. The Real-Time Clock: 1) Uses RTC_osc—typically always enabled, but it can be disabled through the RTC interface. The Global Peripheral Clock Disable/Enable: 1) Controls DMA Controller, ECP, Three-wire interface, and UART.

[0032] The power management system 30 includes several power management modes. Power saving features include the following. In Idle Mode the internal clock to the CPU 34 will be disabled. All enabled peripheral blocks will continue to operate. Any interrupt or reset will re-enable the internal clock to the CPU 34. It should be noted that when the CPU 34 is in Idle Mode, the instruction cache cannot snoop. Normally, the cache will snoop the addresses to see if a cache address is being updated. If so, it flushes the cache. Therefore, the user’s can take the appropriate action when the CPU 34 is idled. Also, when the CPU 34 is in Idle Mode, the BIU 42 is designed to mimic the CPU 34 during DMA interchanges between memory and peripherals. By responding to DRQs and generating DACs, HOLDs and HoldAs signals as required, the BIU 42 eliminates the need to reactivate the CPU 34 during such transfers as screen updates from memory to the LCD controller 46. This gives the designer added flexibility in conserving power while maintaining basic system functions.

[0033] A Power-save Mode reduces the internal CPU 34/system clock’s frequency by dividing the internal CPU clock by 4, 8, 16, 32 or 64 (Refer to Power Management Register 1 for more information) The internal clocks for the UART 52, DRAM refresh logic, LCD Controller 46 and RTC will be unaffected in this mode. The Timer, PMCMIA and SYSCLK all have selectable clock sources between a fixed frequency, which is the external oscillator/2 and cpu_clk. Only when a cpu_clk source is selected will these clocks be affected by Power-save mode.

[0034] The Crystal Oscillator Circuit Disable function disables the feedback output of the crystal oscillator circuit (i.e. forces OSCX2 low). Normally, the feedback output is used to provide a high-gain feedback to an external crystal to start, stabilize, and maintain a reference oscillation from the crystal. If the feedback is disabled the oscillation will stop. After the feedback output is re-enabled, it takes approximately 1 msec for the external crystal to start and stabilize. On-chip, there is a lowpass filter and counter to insure that none of the start-up and stabilize oscillations are allowed to pass into the rest of the chip. If an external TTL or CMOS oscillator is used then the feedback output can be disabled to save power. Also, the low-pass filter and counter can be bypassed by setting bit 7 of Power Management Configuration Register 4. This latter action may be useful when an external TTL or CMOS oscillator is used.

[0035] In the Power Down Mode all of the internal system 32 clocks except the RTC oscillator will be disabled. If a crystal is used to generate the CPU clock, the CPU Oscillator Circuit Disable feature may be used to turn off the clock instead of this mode. If an external oscillator drives CPUX1, then this mode should be used to turn off the system 32 internal clocks. It is important that power be applied to and removed from the LCD display in proper sequence, otherwise damage can result. To prevent damage to the LCD panels, the external DC power supplied to the LCD Display (V_FBL) should be disabled before the LCD Controller’s clock is disabled.

[0036] The power-up sequence is as follows: 1) Configure the LCD control registers; 2) Apply VDD (5V or 3V) to the display; 3) Enable the LCD clock from the power management registers—this must be done within 20 msec of applying VDD; 4) Enable the LCD controller. 5) Within 20 msec. max. after applying the LCD clock, apply V FF (22V/-26V) to the display. The power-down sequence is as follows: 1) Remove V FF from the display; 2) Disable the LCD controller; 3) Within 20 msec. of removing V FF disable the LCD clock; 4) Within 20 msec. of removing the LCD clock, remove VDD from the display. The LCD clock should never be disabled when the LCD is enabled.

[0037] The internal clocks for various internal peripherals may be individually enabled/disabled via bits of Power Management Registers 2 and 3 (discussed below). A peripheral’s internal clock should only be disabled if that internal peripheral is not to be used.

[0038] With respect to global enable/disable of peripheral clocks, when bit 7 of Power Management Register 2 is set to a one, the internal clocks to the DMA Controller 36, ECP 44, Three-Wire Interface 50, and UART logic 52 will be all disabled. When that bit is a zero, the individual peripheral clock enable/disable bits will determine if the individual peripheral clocks are enabled or not. The DRAM 38 and LCD Controllers 46, PMCMIA 40, BIU 42 and Timer 48 are not affected by global clock enabling/disabling.

[0039] The system 32 I/Os are power supply-level configurable. The power management system 30 controls voltage sensing and setting for I/O supply-level configuration. The power management system 30 has the capability to set the operating voltage through firmware (Bit 5 of Power Management Register 4).

[0040] As mentioned above, the power management system 30 includes several Power Management Configuration Registers. The Configuration Register Unit (CRU) 54 contains the configuration registers for controlling the operation of the power management system 30. The CRU 54 also contains a peripheral bus interface for reading and writing of the configuration registers.

[0041] Referring to FIG. 3, Power Management Register One 56 is a read/write register and has an I/O map address of EF'90h. The bit assignments are as follows. Bit 7 is reserved. Bit 6 is the Idle Mode selection bit IDLE. A ‘1’ sets the chip in Idle Mode (cpu_clk disabled). All resets and interrupts force this bit to a ‘0’. Bit 6 is the oscillator disable bit COSC—CPU (used with crystal oscillator). A ‘1’ disables the CPU oscillator. All resets and interrupts force this bit to a ‘0’. Bit 4 is a Power-down Mode selection bit PDM (used with external OSC). A ‘1’ sets the chip to Power-down Mode. All resets and interrupts force this bit to a ‘0’. Bit 3 is Power-save Mode selection bit PSVM (divides cpu_clk). A ‘1’ sets the chip to the Power-save Mode. All resets force this bit to a ‘0’. Bits 2-0 are Power-save Mode clock
division bits SVB[2:0]. All resets force these bits to a “0”. Table A illustrates the operation of these bits.

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>8</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>16</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>32</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>64</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>X</td>
<td>reserved</td>
</tr>
</tbody>
</table>

[0042] Power Management Register Two 58 is a read/write register and has an I/O map address of EF91h. The bit assignments are as follows. Bit 7 is a Global peripheral clock disabling selection bit GDIS. A “1” causes global peripheral clock disabling. All resets force this bit to a “0”. Bit 6 is an ECP clock disable selection bit ECP. A “1” disables the ECP clock. All resets force this bit to a “0”. Bit 5 is an LCD clock disable selection bit LCD. A “1” disables the LCD clock. All resets force this bit to a “0”. The LCD Controller 46 is not affected by global clock enabling/disabling (GDIS, bit 7). Bit 4 is a DMA clock disabling selection bit DMA. A “1” disables the DMA clock. All resets force this bit to a “0”. Bit 3 is a timer block clock disabling selection bit TIMR. A “1” disables the Timer Clock. All resets force this bit to a “0”. The timer is not affected by global clock enabling/disabling (GDIS, bit 7). Bit 2 is a three-wire block clock disabling selection bit TWIR. A “1” disables the Three-wire Clock. All resets force this bit to a “0”. Bit 1 is a DRAM block clock disabling selection bit DRAM. A “1” disables the DRAM Clock. All resets force this bit to a “0”. The DRAM controller 38 is not affected by global clock enabling/disabling (GDIS, bit 7). Bit 0 is a UART block clock disabling bit UART. A “1” disables the UART Clock. All resets force this bit to a “0”.

[0043] Power Management Register Three 60 is a read/write register and has an I/O map address of EF92h. The bit assignments are as follows. Bit 7 is reserved. Bit 6 is an External Driver Configuration bit DRVCON for system bus and DRAM interface I/Os. This bit only has an affect when the interface SET flag is set to a “1”. A “1” guarantees CMOS level output voltages/drive. A “0” guarantees TTL level output voltage/drive (low noise I/O configuration). Bit 5 is a PCMCIA clock reference selection bit PCS. A “1” corresponds to Cpu_clk clock reference (affected by Power Save Mode), and a “0” corresponds to standard clock reference (not affected by Power Save Mode). All resets force this bit to a “0”. Bit 4 is a PCMCIA block clock disabling selection bit PCMCIA. A “1” disables the PCMCIA clock. All resets force this bit to a “0”. Bit 3 is a Timer clock reference selection bit TCS. A “1” corresponds to Cpu_clk clock reference (affected by Power Save Mode), and a “0” corresponds to standard clock reference (not affected by Power Save Mode). All resets force this bit to a “0”. Bit 2 is a SYSCLK clock disabling selection bit SYSCLK. A “1” disables the SYSCLK. Only PWRGOOD reset forces this bit to a “0”. Bit 1 is a SYSCLK clock reference selection bit SCR. A “1” corresponds to Cpu_clk clock reference (affected by Power Save Mode), and a “0” corresponds to standard clock reference (not affected by Power Save Mode). Only PWRGOOD reset forces this bit to a “0”.

[0044] Power Management Register Four 62 is a read/write register and has an I/O map address of EF93h. The bit assignments are as follows. Bit 7 is an external clock source description bit CAN_OSC. A “1” corresponds to a CMOS or TTL oscillator, and a “0” corresponds to a crystal oscillator. Only PWRGOOD reset forces this bit to a “0”. Bit 6 is reserved. Bit 5 is a software setting of Operating Voltage bit SETV. A “1” sets 5V operating voltage, and a “0” sets 3.3V operating voltage (default). Only PWRGOOD reset forces this bit to a “0”. Bits 4-0 are reserved.

[0045] The power management system 30 includes seven other major partitions. Referring to FIG. 4, the External Oscillator Interface (EOI) 64 contains the circuitry that interfaces with an external oscillator. The external oscillator may be a crystal or a can. The circuitry is responsible for controlling the feedback loop of the analog interface to the external crystal. When the feedback loop is enabled, the external crystal is forced to oscillate, when disabled the external crystal cannot oscillate. If a can oscillator is used the feedback control does not affect the operation of the external oscillator, and thus an oscillation will pass into the external interface circuitry whether or not the feedback loop is enabled. Feedback disabling may be reset to an enabled state by any one of the following ways: powering-down and back-up, sending out a watchdog reset (the watchdog timer is driven by a separate clock coming from the real-time clock), and a maskable or non-maskable interrupt. The feedback loop is enabled by programming a one in the COSCD bit in configuration register one 56 to a “1”. Circuitry is used to guarantee that the clock is disabled after a falling edge (Oscillator Disable Mode).

[0046] The EOI 64 also contains a clock stabilization filter for masking out spurious crystal frequencies during its start-up following the enabling of the feedback loop. The filter is used when crystals are the source of oscillations; otherwise, when an external can oscillator is used (programmed as the clock source), the filter is bypassed. The bypassing is controlled by programming the CAN_OSC bit in configuration register four 62 to a “1”. Circuitry is used to guarantee that clock will come up after filtering, starting with a rising transition, without any logic-generated spurious glitches.

[0047] The EOI 64 contains a circuit that masks the incoming clock from the rest of the power management block as well as the rest of the chip (indispensable of the previously described functionality). The circuit allows an external frequency to come into the part but stay isolated within the EOI 54. The clock masking is enabled by programming a one in the PDM bit in configuration register one 56 to a “1”. General clock masking may be reset to an enabled state by any one of the following ways: powering-down and back-up, sending out a watchdog reset (the watchdog timer is driven by a separate clock coming from the real-time clock), and a maskable or non-maskable interrupt. Circuitry is used to guarantee that the clock masking is disabled after a falling edge and starts back up with a rising transition, without any logic-generated spurious glitches (Power Down Mode).
[0048] Referring to FIGS. 5A and 5B, the Powergood Qualification (PQ) block 66 contains a detection mechanism for sensing a minimum PWRGOOD disable pulse. The detector will detect a PWRGOOD disable pulse independent of whether or not a clock is present. When a PWRGOOD disable occurs, a power recycle signal is immediately generated and held. The PQ block contains a state machine that guarantees that a power recycle indication is held for at least 2 clock cycles. This minimum duration of time is adequate to insure that the power recycle can be processed in other design blocks, such as for example, in asserting a power-up reset. The signal powergood_int is an asynchronous reset that forces the state machine back to state 00 when asserted.

[0049] Referring to FIG. 6, the Pad Clock and Self Test (PCST) block 68 provides control of the Pad_clk which is an output buffer to the external world. In standard operation the PCST block will clock the following three clocks under controllable conditions. Type 1) a clock whose frequency is constantly one-half that of the external oscillator; Type 2) a clock whose frequency is "generally" one-half that of the external oscillator but is forced equal to a programmable fraction of this frequency when in power-save mode; or, Type 3) disabled low. The Pad_clk may be brought in and out of disabling into the previous modes without glitching similar to methods used in the CEB. The PCST has two non-standard operating modes which are the In-circuit emulator mode and the test mode. During In-circuit emulator mode operation as determined by the Icemode signal being active, the Pad_clk's output is designed to be closely in phase with the clock generated for the embedded CPU. In test mode as determined by the Test signal being active the PCST is configured to allow observability of internal states of the power management block and force known logic levels on the Pad_clk port. When in test mode and the Test_lvl_en signal deasserted, the clock branches and internal source clocks are selectively muxed out to Pad_clk. The selection of which clock is driven out is controlled by programming of the lower nibble of configuration register four 62. When the Test_lvl_en signal is active logic level of Pad_clk is equal to the logic level of Test_hi_low.

[0050] Referring to FIGS. 7A and 7B, the Clock Enable Block (CEB) 70 block contains the clock branch generators for each of the clocks coming out of the power management block driving internal sequential devices. The clock enabling/disabling circuitry is guaranteed to be glitch-free. That is, clocks are disabled after a falling edge on the internal source clocks, are held low during disabling, and are re-enabled after falling edge of the source clock (enabling during the low part of the source clock), and will subsequently begin the first rise with the next rising transition of the internal source clock, without any logic-generated spurious glitches. Special system-level considerations are taken into account for Idle mode assertion. Idle is configurable stoppage of the Clock going to the embedded CPU 34. The main consideration is to not stop the Cpu_core_clk when the embedded CPU 34 is actively performing a bus cycle. The process involved in stopping the embedded CPU 34 is to provide an Idlereq to system control logic and for the system control logic to send back an Idleack which is sampled by the CEB 70 to generate a glitch-free disable. In a similar fashion Idle is disabled by deasserting Idlereq and receiving back a deasserted Idleack by the system control logic. The clock will be restarted glitch-free. (IDLE Mode) The source clocks for the CEB 70 are of type 1, type 2, and a 2x frequency version of type 2. Most of the clocks are generated from one or the other of these source clocks, however, the Timer_clk and Pemcia_clk may be configured to have either Type 1 or Type 2 clocks. (Global and Individual Peripheral Disable Mode).

[0051] Referring to FIG. 8, the Power-Level Detect (PLD) 72 acts as an analog voltage-level detector interface with programmable override. It provides the digitally encoded voltage level as an output which is used for global configuration. An analog enable, D3VEN from configuration register three 60, is available to turn on the DC-current sources of an external voltage-level detector and a read strobe. CHK3V from configuration register three 60, is also available to sample the voltage-level detector input, Pup3V. After the detector input has been sampled, both the CHK3V and D3VEN can be deasserted. It is important to assert D3VEN before CHK3V and deassert in the reverse order so that a correct operational state of Pup3V is captured. The default output of the PLD 72 after a hard reset is one, on Port Three. The analog interface functions may be bypassed, and thus, the output signal THREE may be driven under configuration control by the SET1 input directly from configuration register three 60.

[0052] Referring to FIG. 9, many of the system 32 I/Os are power supply-level configurable. As discussed above, the power management system 30 controls the voltage sensing and setting for the I/Os. The power management system 30 described has the capability to set the operating voltage configuration level through firmware and through voltage-level sensing. The interface to an analog voltage sensing circuit is included in the power management block and is controlled by bits 4 and 6 of configuration register four 62. Bit 4 enables the voltage detector. Since analog circuitry generally consumes DC current when active, the enable switch is used to switch the current on or off. The circuit is, therefore, only enabled when voltage detection is needed to reduce power consumption. Bit 6 is used to latch and hold the level of the voltage detector. In this embodiment, the voltage detector needs to detect either a 3.3V or 5V supply level. Thus a 1-bit A/D is used and the output configuration level latched is either a Logic 1 or 0. However, higher order A/Ds may be used if finer levels of voltage-level detection are needed. The power configuration level is stored in configuration register four 62 bit 5. The level may be overridden by firmware. This interface voltage detection scheme has been defined to discern voltages above and below a target detection trip point of for example, 4.0V. Thus, this particular application will have a different configuration level at 5.0V(+/-10%) than at 3.3V(+/-10%).

[0053] Referring to FIG. 10, the Internal Source Clock Generation (ISC3) block 74 generates the internal source clocks. It contains a 7-bit synchronous counter with a synchronous load to a count of one and an asynchronous clear. The block generates the type 2 and 2x frequency version of the type 2 internal source clocks. In standard operation (i.e., NOT power-save mode), the type 2 clock is generated by a feedback of the cpu_clk_z source clock output through a two-input mux driving (pre_cpu_clk) back into the D-input of the cpu_clk_z-generated flip-flop which is sampled by a clock referenced to the external oscillator clock called osc_qual (i.e., this is a divide-by-2 function); and in standard mode the 2x type 2 clock is essentially a buffered-and-muxed version of osc qualified. When in power-save mode both the 1x and 2x Type 2 clocks are
created starting through the Synchronous counter to two separate divide-by-2 final clock generators. For example, in divide-by-4 clock division the 2x clock will originate from Y0 of the counter (i.e., a /2 of osc_qualified) through the final divide-by-2 clock generator resulting in a divided-by-1 2x clock. Similarly, the 1x clock will originate from Y1 of the counter. Y1 of the counter is a divide-by-4 of osc_qualified, which is equal to a divide-by-2 of the "standard" cpu_clk. The standard cpu_clk is the 1x clock reference frequency. In other words, Y1 of the counter goes through the final divide-by-2 clock generator resulting in a divided-by-4 1x clock. In divide-by-8 mode, counter ports Y1 and Y2 are used respectively, and so on up to divide-by-64. When transitioning to, from, or within the power-save modes the transitions are designed to be glitch free. All changes in frequency are made after the first osc_qualified rising edge sample of an active load_1 input pulse which is generated by the PSVMCD immediately after a falling edge on cpu_clk. The new values of the svb_dl_5_sync and psvm_dl_5_sync inputs on the same rising edge of osc_qualified. This process is done so that the total number of periods of the 2x clock is always double the 1x clock over any amount of changes in clock division. This is a critical feature necessary for correct operation of the system. Note that the changes in clock division occur when both the 1x and 2x type 2 clocks are low. Also, note that a 1 is synchronously loaded in the Synchronous counter during a change in frequency. This keeps the 1x and 2x type clocks phase relationship the same through changes in clock division which is also critical to correct system operation. (Power Save Mode).

[0054] Referring to FIG. 11, the Power-Save Mode Change Detection (PSVMCD) block 76 is used to sample changes in the Power Save Mode control configuration registers, SVB[2:0] and PSVM. Two banks of flip-flops sampled off of opposite edges of an internal source clock of type 2 are compared (i.e. clocks cpu_clk and cpu_clk). When there is a difference between the two, an intermediate indicator is asserted called equality_2. If power-save mode is asserted in either or both of the sampling banks, i.e. psvm_dl_5 or psvm_dl, then a psvm_change_indicator is asserted. This indication is then sampled by cpu_clk which is referenced to the falling edge of the system clock and generates a synchronous pulse, referred to as load_1, until the next rising edge of an internally qualified reference to the external oscillator clock, i.e. osc_qualified, which is at least 2x the frequency of the system clock. So in summary, the load_1 pulse is generated by the PSVMCD 76 after the falling edge of the system clock and the load_1 pulse is again deasserted prior to the rising edge of the next system clock. The PSVMCD 76 is used to create and drive the load_1 pulse into the ISGC at a specific time point in the period of the current system clock and provide synchronized power save mode control signals, i.e. svb_dl_5_sync and psvm_dl_5_sync that change and become valid with the falling edge (deassertion edge) of the load_1 pulse which as described in the ISGC is after the first rising edge of osc_qualified immediately after a falling edge on cpu_clk. (The one exception to this is where the SVB[2:0] bus is changing and the PSVM is deasserted. In this case a load_1 pulse will not be created.) This process guarantees that there will be no clock glitches generated in the ISGC when changing the level of clock division.

[0055] The invention embodiments described herein have been implemented in an integrated circuit which includes a number of additional functions and features which are described in the following co-pending, commonly assigned patent applications, the disclosure of each of which is incorporated herein by reference: U.S. patent application Ser. No. 08/, entitled "DISPLAY CONTROLLER CAPABLE OF ACCESSING AN EXTERNAL MEMORY FOR GRAY SCALE MODULATION DATA" (atty. docket no. NSC-62700); U.S. patent application Ser. No. 08/, entitled "SERIAL INTERFACE CAPABLE OF OPERATING IN TWO DIFFERENT SERIAL DATA TRANSFER MODES" (atty. docket no. NSC-62800); U.S. patent application Ser. No. 08/, entitled "HIGH PERFORMANCE MULTIFUNCTION DIRECT MEMORY ACCESS (DMA) CONTROLLER" (atty. docket no. NSC-62900); U.S. patent application Ser. No. 08/, entitled "OPEN DRAIN MULTI-SOURCE CLOCK GENERATOR HAVING MINIMUM PULSE WIDTH" (atty. docket no. NSC-63000); U.S. patent application Ser. No. 08/, entitled "INTEGRATED CIRCUIT WITH MULTIPLE FUNCTIONS SHARING MULTIPLE INTERNAL SIGNAL BUSINES ACCORDING TO DISTRIBUTED BUS ACCESS AND CONTROL ARBITRATION" (atty. docket no. NSC-63100); U.S. patent application Ser. No. 08/, entitled "EXECUTION UNIT ARCHITECTURE TO SUPPORT x86 INSTRUCTION SET AND x86 SEGMENTED ADDRESSING" (atty. docket no. NSC-63300); U.S. patent application Ser. No. 08/, entitled "BARREL SHIFTER" (atty. docket no. NSC-63400); U.S. patent application Ser. No. 08/, entitled "BIT SEARCHING THOUGH 8, 16, OR 32-BIT OPERANDS USING A 32-BIT DATA PATH" (atty. docket no. NSC-63500); U.S. patent application Ser. No. 08/, entitled "DOUBLE PRECISION (64-BIT) SHIFT OPERATIONS USING A 32-BIT DATA PATH" (atty. docket no. NSC-63600); U.S. patent application Ser. No. 08/, entitled "METHOD FOR PERFORMING SIGNED DIVISION" (atty. docket no. NSC-63700); U.S. patent application Ser. No. 08/, entitled "METHOD FOR PERFORMING ROTATE THROUGH CARRY USING A 32-BIT BARREL SHIFTER AND COUNTER" (atty. docket no. NSC-63800); U.S. patent application Ser. No. 08/, entitled "AREA AND TIME EFFICIENT FIELD EXTRACTION CIRCUIT" (atty. docket no. NSC-63900); U.S. patent application Ser. No. 08/, entitled "NON-A RITHMETICAL CIRCULAR BUFFER CELL AVAILABILITY STATUS INDICATOR CIRCUIT" (atty. docket no. NSC-64000); U.S. patent application Ser. No. 08/, entitled "TAGGED PRE FETCH AND INSTRUCTION DECODER FOR VARIABLE LENGTH INSTRUCTION SET AND METHOD OF OPERATION" (atty. docket no. NSC-64100); U.S. patent application Ser. No. 08/, entitled "PARTITIONED DECODER CIRCUIT FOR LOW POWER OPERATION" (atty. docket no. NSC-64200); U.S. patent application Ser. No. 08/, entitled "CIRCUIT FOR DESIGNATING INSTRUCTION POINTERS FOR USE BY A PROCESSOR DECODER" (atty. docket no. NSC-64300); U.S. patent application Ser. No. 08/ entitled "CIRCUIT FOR GENERATING A DEMAND-BASED GATED CLOCK" (atty. docket no. NSC-64500); U.S. patent application Ser. No. 08/, entitled "INCREMENT/DECREMENTOR" (atty. docket no. NSC-64700); U.S. patent application Ser. No.
It should be understood that various alternatives to the embodiments of the invention described herein may be employed in practicing the invention. It is intended that the following claims define the scope of the invention and that structures and methods within the scope of these claims and their equivalents be covered thereby.

What is claimed is:

1. A power recycle circuit for use in a power management system, comprising:
   - an input for receiving a clock signal;
   - a detection circuit for sensing a minimum disable pulse when a clock signal is received and when a clock signal is not received;
   - a power recycle circuit for generating a power recycle signal in response to the minimum disable pulse; and
   - a state machine for holding the power recycle signal for at least two clock cycles.

2. An electronic apparatus including:
   - electronic circuitry that consumes power output from a power supply as the electronic circuitry operates, but that ceases to operate at least during assertion of a power recycle signal;
   - a power management system for use with power drawing circuitry that draws power from a power supply, the power management system including a power recycle circuit that comprises:
     - circuitry to receive a power good signal from the power supply, the power good signal including a minimum disable pulse that indicates that power provided by the power supply is not acceptable for consumption by the power drawing electronic circuitry;
     - a detection circuitry that detects the minimum disable pulse and that generates a pulse sense signal in response thereto;
     - a power recycle signal generation circuit that asserts a power recycle signal in response to the pulse sense signal, the power recycle signal generation circuit including a power recycle signal hold circuit that forces the power recycle signal generation circuit to assert the recycle signal for at least a predetermined time period.

3. The electronic apparatus of claim 2, wherein the power recycle signal hold circuit includes a counter circuit that measures the predetermined time period.

4. The electronic apparatus of claim 3, wherein the counter circuit is connected to receive a clock signal provided by an oscillator and that counts responsive to the received clock signal.

5. The electronic apparatus of claim 4, wherein the counter measures the predetermined time period by counting two cycles of the clock signal.

6. The electronic apparatus of claim 2, and further including:
   - a system reset circuit connected to receive the power recycle signal and that resets the power consuming electronic circuitry responsive thereto.
   
   * * * * *