



(51) International Patent Classification:

H01L 25/065 (2006.01) *H01L 23/522* (2006.01)
H01L 23/48 (2006.01)

(21) International Application Number:

PCT/US2016/029563

(22) International Filing Date:

27 April 2016 (27.04.2016)

(25) Filing Language:

English

(26) Publication Language:

English

(71) Applicant: INTEL CORPORATION [US/US]; 2200 Mission College Blvd., Santa Clara, California 95054 (US).

(72) Inventor: RUNYAN, Cory A.; 159 Orange Blossom Cir, Folsom, California 95630 (US).

(74) Agent: PERDOK, Monique M. et al.; SCHWEGMAN LUNDBERG & WOESSNER, P.A., c/o CPA Global, P.O. Box 52050, Minneapolis, Minnesota 55402 (US).

AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

Declarations under Rule 4.17:

— of inventorship (Rule 4.17(iv))

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM,

(54) Title: HIGH DENSITY MULTIPLE DIE STRUCTURE




Fig. 3

(57) Abstract: Apparatus and methods are provided for integrated circuit packages having a low z-height. In an example, a method can include mounting a first integrated circuit sub-package to a first package substrate wherein the sub-package substrate spans an opening of the first package substrate, mounting a second integrated circuit package to a second package substrate, and mounting the first package substrate with the second package substrate wherein the mounting includes locating a portion of the second integrated circuit package within the opening of the first package substrate.



Published:

— *with international search report (Art. 21(3))*

HIGH DENSITY MULTIPLE DIE STRUCTURE

5

Technical Field

[0001] The disclosure herein relates generally to integrated circuit packages and more particularly to apparatus and methods for dense stacking of integrated circuits in an integrated circuit package.

10

Background

[0002] The latest model electronic products such as mobile phones, mobile computing, and various consumer products continue to value miniaturization. previous miniaturization efforts have reduced the size of the individual electronic sub-components. Additional space saving techniques can provide a competitive advantage to providing small or more capable electronic products consumers like to purchase.

15

20

Brief Description of the Drawings

[0003] In the drawings, which are not necessarily drawn to scale, like numerals may describe similar components in different views. Like numerals having different letter suffixes may represent different instances of similar components. Some embodiments are illustrated by way of example, and not limitation, in the figures of the accompanying drawings in which:

25

[0004] FIGS. 1A and 1B illustrate generally an upper package of a stacked integrated circuit package according to an example of the present subject matter.

30

[0005] FIGS. 2A and 2B illustrate general a lower package of a stacked integrated circuit package according to an example of the present subject matter.

[0006] FIG. 3 illustrates generally a cross section view of an integrated circuit package that includes an upper package and a lower package.

[0007] FIG. 4 illustrates generally an integrated circuit package including a pair of stacked packages with low z-height.

[0008] FIG. 5 illustrates generally a flowchart of a method for forming a low z-height package-on-package integrated circuit package.

[0009] FIG. 6 is a block diagram of an electronic device 600 incorporating at least one integrated circuit package in accordance with at least one embodiment of the subject matter.

Detailed Description

[0010] The following description and the drawings sufficiently illustrate specific embodiments to enable those skilled in the art to practice them. Other embodiments may incorporate structural, logical, electrical, process, and other changes. Portions and features of some embodiments may be included in, or substituted for, those of other embodiments. Embodiments set forth in the claims encompass all available equivalents of those claims.

[0011] FIGS. 1A and 1B illustrate generally an upper package 101 of a stacked integrated circuit package according to an example of the present subject matter. The upper package 101 can include one or more integrated circuits 102 stacked on each other and a frame-shaped, upper package substrate 103. In some examples, the one or more integrated circuits 102 can include one or more integrated circuit packages. In some examples, the one or more integrated circuits 102 can include memory circuits including but not limited to non-volatile memory circuits. In some examples, the one or more integrated circuits 102 can be electrically coupled to terminals of the upper package substrate 103 by wire bonds 104. In some examples, the one or more integrated circuits 102 can be electrically coupled to terminals of the upper package substrate 103 using through silicon vias (TSVs). In some examples, the integrated circuit 105 of the upper package 101 located adjacent the upper package substrate 103 can be electrically coupled to terminals of the upper package substrate 103 using solder or solder balls. In certain examples, electrical signals can be exchanged between the upper package substrate 103 and the one or more integrated circuits 102 of the upper package 101 using wire bonds 104, TSVs, solder, solder balls or combinations thereof.

[0012] In certain examples, the upper package substrate 103 of the upper package 101 can include a first set of terminations 106 for electrically connecting to the one or more integrated circuits 102 and a second set of terminations 107 for electrically connecting the upper package 101, and more specifically, the upper package substrate 103 to a lower package 220. In certain examples, the upper package substrate 103 can include multiple layers. In some examples, certain layers of the upper package substrate 103 can include electrical traces for routing electrical connections between the first set of terminations 106 and the second set of terminations 107.

10 [0013] In certain example, the upper package substrate 103 includes an opening 108. In some examples, the upper package substrate 103 can define the entire exterior of the opening 108. In some examples, the upper package substrate 103 can define a portion of the exterior of the opening 108.

[0014] In certain examples, upon assembly of the one or more integrated circuits 102 with the upper package substrate 103, additional materials can be added to protect the electronics of the upper package 101 and to assist in coupling the one or more integrated circuits 102 with the upper package substrate 103. In certain examples, the upper package 101 can include an overmold 109 to protect both the one or more integrated circuits 102 and portions of the upper package substrate 103 not covered by the one or more integrated circuits 102. In addition, the overmold 109 can assist in the mechanical coupling of the one or more integrated circuits 102 with the upper package substrate 103.

[0015] In certain examples, the upper package 101 can include an adhesive 110 applied to an interface of an underside of the lower most integrated circuit 105 and the upper package substrate 103 where the interface is located at an exterior limit of the opening 108 defined by the upper package substrate 103. The application of the adhesive 110 can be such that the adhesive 110 contacts both the integrated circuit 105 and the upper package substrate 103 in the immediate location of the interface. In some examples, the application of the adhesive 110 can include one or more dabs. In some examples, the application

of the adhesive 110 can include a bead of adhesive 110 along at least a portion of the interface.

[0016] In certain examples, the stack of integrated circuits 102 can include individual integrated circuit sub-packages that can include a pair of integrated circuit dies or an integrated circuit die and a sub-package substrate. The two components 131, 132 making up each individual integrated circuit sub-package can be stacked with at least one edge offset. When stacked together, the upper component 131 can have a wire bond 133 to the lower component 132. As the individual integrated circuit sub-packages are stacked together on the upper package substrate 103, wire bonds 104 can be assembled between the lower component 132 of the individual integrated circuit sub-package and the upper package substrate 103. In certain examples, the wire bonds 104 for a given individual integrated circuit package are assembled to the upper package substrate 103 before the next individual integrated circuit sub-package is added to the stack because the next integrated circuit sub-package can limit accessibility to the wire bond area of the individual integrated circuit sub-package stacked below it.

[0017] FIG. 1A illustrates generally a cross section of the upper package 101 through the opening 108 defined by the upper package substrate 103. FIG. 1B illustrates generally a top view of the upper package 101 of FIG. 1A with the opening 108 under the one or more integrated circuits 102 shown in ghost lines. It is understood that opening shapes other than a rectangle are possible for the upper package substrate 103 without departing from the scope of the present subject matter.

[0018] FIGS. 2A and 2B illustrate general a lower package 220 of a stacked integrated circuit package according to an example of the present subject matter. The lower package 220 includes one or more integrated circuits 221 mounted on a lower package substrate 222. In the illustrated examples, the one or more integrated circuits 221 of the lower package 220 are shown stacked, however, other orientations of the integrated circuits 221 are possible without departing from the scope of the present subject matter. In certain examples, the one or more integrated circuits 221 of the lower package 220 can be electrically

connected to the lower package substrate 222 using wire bonds, TSVs, solder, solder balls, or combination thereof. In certain examples, the one or more integrated circuits 221 can include, but are not limited to, an application specific integrated circuit (ASIC), a processor, memory chips such as, but not limited to, volatile memory chips, interface chips, or combinations thereof.

[0019] In certain examples, the lower package substrate 222 can include top-side terminations 224 for mounting the integrated circuits 221 of the lower package 220, mounting an upper package, and mounting additional electronic circuit elements 225. The lower package substrate 222 can also include bottom-side terminations 226 for electrically connecting the package to other components of a system. In certain examples, the lower package substrate 222 can include more than one layer. In some examples, certain layers of the lower package substrate 222 can include electrical traces for routing electrical connections between the top-side terminations 224 and the bottom-side terminations 226. In some examples, the lower package 220 can include material 227, such as an overmold, to encapsulate the integrated circuits 221 of the lower package 220. Such material 227 can provide physical isolation and electrical isolation of exposed surfaces of the mounted integrated circuits 221 and the immediately adjacent surface of the lower package substrate 222.

[0020] FIG. 2A illustrates generally a cross section of the lower package 220. FIG. 2B illustrates generally a top-down view of the lower package 220 of FIG. 2A. It is understood that shape and layout of the lower package 220 can be different than that shown in FIGS. 2A and 2B without departing from the scope of the present subject matter.

[0021] FIG. 3 illustrates generally a cross section view of an integrated circuit package 300 that includes an upper package 301 (e.g., the upper package 101 of FIGS. 1A and 1B) and a lower package 320 (e.g., the lower package of FIGS. 2A and 2B). In certain examples, the integrated circuits 321 of the lower package 320 can interface within an opening 308 of the upper package substrate 303 to allow for a compact and space efficient integrated circuit package 300. Existing multi-package systems can include an upper package substrate without an opening that when assembled occupies more height in order fully accommodate the

underlying integrated circuits of the lower package. As a result, the nesting of the integrated circuits 321 of the lower package 320 within an opening 308 of the upper package substrate 303 can provide a high-density, package-on-package configuration with low vertical or low Z-height. In certain examples, the nesting feature of the present subject matter can be well suited for storage systems containing a multi-die memory stack and an ASIC memory controller. Such storage systems can contain from 4 to 16 NAND memory dies, an ASIC memory controller, volatile memory and possibly other integrated circuit chips and passive components. In some examples, the lower package substrate can include an area 325 for additional component mounting, including components with a high z-height.

[0022] FIG. 4 illustrates generally an integrated circuit package 400 including a pair of stacked packages 441, 442 with low z-height. A first stacked package 441 includes an upper substrate 403 with a first stack of integrated circuits 402 configured to stack in a low z-height configuration above a lower stack of integrated circuits 421. A second stacked package 442 includes an upper substrate 453 with an upper stack of integrated circuits 452 configured to stack in a low z-height arrangement above a number of individual passive components 455, a number of individual active components 456, or a number of individual passive components 455 and a number of individual active components 456. Each of the upper substrates 403, 453 can be mounted to a single lower package substrate 422.

[0023] FIG. 5 illustrates generally a flowchart of an example method 500 for forming a low z-height package-on-package integrated circuit package. At 501, a first integrated circuit can be mounted to a sub-package substrate. In certain examples, an edge of the first integrated circuit can be stacked offset
5 from an edge of the sub-package substrate to allow for wire bond connections. At 502, the terminations of the integrated circuit can be wire-bonded to terminations of the sub-package substrate to form a first integrated circuit sub-package. In certain examples, additional integrated circuit sub-packages can be formed and wire bonds can be connected between the individual components of
10 each sub-package. At 503, a first integrated circuit sub-package can be mounted to a first package substrate to form a first integrated circuit package. The first

package substrate can include an opening. The opening is relatively large and on the order of a footprint of an integrated circuit. The opening is much larger than, for example, a connection via of a substrate. In certain examples, additional integrated circuit sub-packages can be stacked atop the first integrated circuit sub-package. In some examples, wire bonds between the sub-package substrate and the first package substrate are completed before an additional integrated circuit sub-package is added atop the first integrated circuit sub-package. At 504, a second integrated circuit or integrated circuit sub-package can be mounted to a second package substrate. The second integrated circuit or integrated circuit sub-package can include a stack of integrated circuits in certain examples. At 505, the first package substrate can be mounted to the second package substrate such that the second integrated circuit is positioned within, or nested within, the opening of the first package substrate. Such nesting can allow a package-on-package integrated circuit package to provide the same functionality of existing package on package system with reduced physical height.

[0024] An example of an electronic device using semiconductor chip assemblies and solders as described in the present disclosure is included to show an example of a higher level device application for the present subject matter. FIG. 6 is a block diagram of an electronic device 600 incorporating at least one integrated circuit package in accordance with at least one embodiment of the subject matter. Electronic device 600 is merely one example of an electronic system in which embodiments of the present subject matter can be used. Examples of electronic devices 600 include, but are not limited to personal computers, tablet computers, mobile telephones, game devices, MP3 or other digital music players, etc. In this example, electronic device 600 comprises a data processing system that includes a system bus 602 to couple the various components of the system. System bus 602 provides communications links among the various components of the electronic device 600 and can be implemented as a single bus, as a combination of busses, or in any other suitable manner.

[0025] An electronic assembly 610 is coupled to system bus 602. The electronic assembly 610 can include any circuit or combination of circuits. In

one embodiment, the electronic assembly 610 includes a processor 612 which can be of any type. As used herein, "processor" means any type of computational circuit, such as but not limited to a microprocessor, a microcontroller, a complex instruction set computing (CISC) microprocessor, a reduced instruction set computing (RISC) microprocessor, a very long instruction word (VLIW) microprocessor, a graphics processor, a digital signal processor (DSP), multiple core processor, or any other type of processor or processing circuit.

5 [0026] Other types of circuits that can be included in electronic assembly 610 are a custom circuit, an application-specific integrated circuit (ASIC), or the like, such as, for example, one or more circuits (such as a communications circuit 614) for use in wireless devices like mobile telephones, personal data assistants, portable computers, two-way radios, and similar electronic systems. The IC can perform any other type of function.

15 [0027] The electronic device 600 can also include an external memory 620, which in turn can include one or more memory elements suitable to the particular application, such as a main memory 622 in the form of random access memory (RAM), one or more hard drives 624, and/or one or more drives that handle removable media 626 such as compact disks (CD), flash memory cards, digital video disk (DVD), and the like.

20 [0028] The electronic device 600 can also include a display device 616, one or more speakers 618, and a keyboard and/or controller 630, which can include a mouse, trackball, touch screen, voice-recognition device, or any other device that permits a system user to input information into and receive information from the electronic device 600.

Additional Examples and Notes

[0029] In Example 1, an integrated circuit package system can include a first substrate having an opening, a first integrated circuit package mounted on the first substrate and configured to span the opening and define a volume, a second substrate, a second integrated circuit memory package mounted to the second substrate, wherein the first substrate is mounted to the second substrate,

wherein the second integrated memory circuit package is configured to occupy at least a portion of the volume, and wherein the first integrated circuit package includes one or more sub-packages, each sub-package including a first integrated circuit stacked with a sub-package substrate, and a first plurality of wire bonds
5 electrically coupling the first integrated circuit package with the sub-package substrate.

[0030] In Example 2, the sub-package substrate of Example 1 optionally includes a second integrated circuit.

[0031] In Example 3, the first integrated circuit package of any one or
10 more of Examples 1-2 optionally includes a stack of non-volatile memory dies.

[0032] In Example 4, the second integrated circuit package of any one or more of Examples 1-3 optionally includes a second stack of integrated circuit dies.

[0033] In Example 5, the second stack of integrated circuit dies of any
15 one or more of Examples 1-4 optionally includes a volatile memory die.

[0034] In Example 6, the second stack of integrated circuit dies of any one or more of Examples 1-5 optionally includes an application specific integrated circuit (ASIC).

[0035] In Example 7, the integrated circuit package system of any one or
20 more of Examples 1-6 optionally includes an adhesive configured to secure the first integrated circuit package with the first substrate, wherein at least a portion of the adhesive is located at an interface of the opening and an underside of the first integrated circuit package.

[0036] In Example 8, the integrated circuit package system of any one or
25 more of Examples 1-7 optionally includes a first overmold configured to encapsulated the first integrated circuit package and a top surface of the first substrate.

[0037] In Example 9, the first overmold of any one or more of Examples
1-8 optionally is configured to encapsulated first wire bonds electrically
30 connecting the first integrated circuit package with the first substrate.

[0038] In Example 10, the integrated circuit package system of any one or more of Examples 1-9 optionally includes a second overmold configured to

encapsulated the second integrated circuit package and at least a portion of a top surface of the second substrate.

[0039] In Example 11, the second overmold of any one or more of Examples 1-10 optionally is configured to encapsulated second wire bonds
5 electrically connecting the second integrated circuit package with the second substrate.

[0040] In Example 12, an electronic package can include a first substrate, a first integrated circuit package mounted on the first substrate, a second substrate mounted on the first substrate, the second substrate including an
10 opening configured to surround the first integrated circuit package when the second substrate is mounted to the first substrate, a second integrated circuit package mounted on the second substrate, the second integrated circuit package configured to span the opening, and wherein the second integrated circuit package includes one or more sub-packages, each sub-package including a first
15 integrated circuit stacked with a sub-package substrate, and a first plurality of wire bonds electrically coupling the first integrated circuit package with the sub-package substrate.

[0041] In Example 13, the first integrated circuit package of any one or more of Examples 1-12 optionally includes a first stack of integrated circuit dies.

20 [0042] In Example 14, the first stack of integrated circuit dies of any one or more of Examples 1-13 optionally includes a volatile memory die.

[0043] In Example 15, the first stack of integrated circuit dies of any one or more of Examples 1-14 optionally includes an application specific integrated circuit (ASIC).

25 [0044] In Example 16, the sub-package substrate of any one or more of Examples 1-15 optionally includes a second integrated circuit.

[0045] In Example, 17, the second integrated circuit package of any one or more of Examples 1-16 optionally includes a stack of non-volatile memory dies.

30 [0046] In Example 18, the electronic package of any one or more of Examples 1-17 optionally includes an adhesive configured to secure the second integrated circuit package with the second substrate, wherein at least a portion of

the adhesive is located at an interface of the opening and an underside of the second integrated circuit package.

[0047] In Example 19, a method includes stacking a first integrated circuit with a sub-package substrate to provide a first integrated circuit sub-package, wire bonding the first integrated circuit to the sub-package substrate, mounting the first integrated circuit sub-package to a first package substrate wherein the sub-package substrate spans an opening of the first package substrate, mounting a second integrated circuit package to a second package substrate, and mounting the first package substrate with the second package substrate wherein the mounting includes locating a portion of the second integrated circuit package within the opening of the first package substrate.

[0048] In Example 20, the mounting the first integrated circuit sub-package to the first package substrate of any one or more of Examples 1-19 optionally includes applying an adhesive to an interface of the opening and an underside of the sub-package substrate.

[0049] In Example 21, the mounting the first integrated circuit sub-package to the first package substrate of any one or more of Examples 1-20 optionally includes encapsulating the first integrated circuit sub-package and a top surface of the first integrated circuit substrate with a first overmold, and the mounting the second integrated circuit package to the second package substrate of any one or more of Examples 1-20 optionally includes encapsulating the second integrated circuit and at least a portion of a top surface of the second substrate with a second overmold.

[0050] Each of these non-limiting examples can stand on its own, or can be combined with one or more of the other examples in any permutation or combination.

[0051] The above detailed description includes references to the accompanying drawings, which form a part of the detailed description. The drawings show, by way of illustration, specific embodiments in which the invention can be practiced. These embodiments are also referred to herein as “examples.” Such examples can include elements in addition to those shown or described. However, the present inventors also contemplate examples in which

only those elements shown or described are provided. Moreover, the present inventors also contemplate examples using any combination or permutation of those elements shown or described (or one or more aspects thereof), either with respect to a particular example (or one or more aspects thereof), or with respect to other examples (or one or more aspects thereof) shown or described herein.

[0052] In this document, the terms “a” or “an” are used, as is common in patent documents, to include one or more than one, independent of any other instances or usages of “at least one” or “one or more.” In this document, the term “or” is used to refer to a nonexclusive or, such that “A or B” includes “A but not B,” “B but not A,” and “A and B,” unless otherwise indicated. In this document, the terms “including” and “in which” are used as the plain-English equivalents of the respective terms “comprising” and “wherein.” Also, in the following claims, the terms “including” and “comprising” are open-ended, that is, a system, device, article, composition, formulation, or process that includes elements in addition to those listed after such a term in a claim are still deemed to fall within the scope of that claim. Moreover, in the following claims, the terms “first,” “second,” and “third,” etc. are used merely as labels, and are not intended to impose numerical requirements on their objects.

[0053] The above description is intended to be illustrative, and not restrictive. For example, the above-described examples (or one or more aspects thereof) may be used in combination with each other. Other embodiments can be used, such as by one of ordinary skill in the art upon reviewing the above description. The Abstract is provided to comply with 37 C.F.R. §1.72(b), to allow the reader to quickly ascertain the nature of the technical disclosure. It is submitted with the understanding that it will not be used to interpret or limit the scope or meaning of the claims. Also, in the above Detailed Description, various features may be grouped together to streamline the disclosure. This should not be interpreted as intending that an unclaimed disclosed feature is essential to any claim. Rather, inventive subject matter may lie in less than all features of a particular disclosed embodiment. Thus, the following claims are hereby incorporated into the Detailed Description, with each claim standing on its own as a separate embodiment, and it is contemplated that such embodiments can be

combined with each other in various combinations or permutations. The scope of the invention should be determined with reference to the appended claims, along with the full scope of equivalents to which such claims are legally entitled.

CLAIMS

What is claimed is:

1. An integrated circuit package system comprising:
5 a first substrate having an opening;
a first integrated circuit package mounted on the first substrate and configured to span the opening and define a volume;
a second substrate;
a second integrated circuit memory package mounted to the second
10 substrate;
wherein the first substrate is mounted to the second substrate;
wherein the second integrated memory circuit package is configured to occupy at least a portion of the volume; and
wherein the first integrated circuit package includes one or more sub-
15 packages, each sub-package including a first integrated circuit stacked with a sub-package substrate, and a first plurality of wire bonds electrically coupling the first integrated circuit package with the sub-package substrate.
2. The integrated circuit package of claim 1, wherein sub-package substrate
20 includes a second integrated circuit.
3. The integrated circuit package system of claim 1, wherein the first integrated circuit package includes a stack of non-volatile memory dies.
- 25 4. The integrated circuit package system of claim 1, wherein the second integrated circuit package includes a second stack of integrated circuit dies.
5. The integrated circuit package system of claim 2, wherein the second stack of integrated circuit dies includes a volatile memory die.
30
6. The integrated circuit package system of claim 2, wherein the second stack of integrated circuit dies includes an application specific integrated circuit (ASIC).

7. The integrated circuit package system of claim 1, including an adhesive configured to secure the first integrated circuit package with the first substrate, wherein at least a portion of the adhesive is located at an interface of the opening
5 and an underside of the first integrated circuit package.

8. The integrated circuit package system of claim 1, including a first overmold configured to encapsulated the first integrated circuit package and a top surface of the first substrate.
10

9. The integrated circuit package system of claim 8, wherein the first overmold is configured to encapsulated first wire bonds electrically connecting the first integrated circuit package with the first substrate.

10. The integrated circuit package system of claim 8, including a second overmold configured to encapsulated the second integrated circuit package and at least a portion of a top surface of the second substrate.
15

11. The integrated circuit package system of claim 10, wherein the second overmold is configured to encapsulated second wire bonds electrically connecting the second integrated circuit package with the second substrate.
20

12. An electronic package comprising:
a first substrate;
25 a first integrated circuit package mounted on the first substrate;
a second substrate mounted on the first substrate, the second substrate including an opening configured to surround the first integrated circuit package when the second substrate is mounted to the first substrate;
a second integrated circuit package mounted on the second substrate, the
30 second integrated circuit package configured to span the opening; and
wherein the second integrated circuit package includes one or more sub-packages, each sub-package including a first integrated circuit stacked with a

sub-package substrate, and a first plurality of wire bonds electrically coupling the first integrated circuit package with the sub-package substrate.

13. The electronic package of claim 12, wherein the first integrated circuit
5 package includes a first stack of integrated circuit dies.

14. The electronic package system of claim 13, wherein the first stack of integrated circuit dies includes a volatile memory die.

10 15. The electronic package system of claim 14, wherein the first stack of integrated circuit dies includes an application specific integrated circuit (ASIC).

16. The electronic package system of claim 15, wherein the sub-package substrate includes a second integrated circuit.

15

17. The electronic package system of claim 16, wherein the second integrated circuit package includes a stack of non-volatile memory dies.

18. The electronic package of claim 12, including an adhesive configured to
20 secure the second integrated circuit package with the second substrate, wherein at least a portion of the adhesive is located at an interface of the opening and an underside of the second integrated circuit package.

19. A method comprising:
25 stacking a first integrated circuit with a sub-package substrate to provide a first integrated circuit sub-package;
wire bonding the first integrated circuit to the sub-package substrate;
mounting the first integrated circuit sub-package to a first package substrate wherein the sub-package substrate spans an opening of the first
30 package substrate;
mounting a second integrated circuit package to a second package substrate; and

mounting the first package substrate with the second package substrate wherein the mounting includes locating a portion of the second integrated circuit package within the opening of the first package substrate.

5 20. The method of claim 19, wherein the mounting the first integrated circuit sub-package to the first package substrate includes applying an adhesive to an interface of the opening and an underside of the sub-package substrate.

21. The method of claim 19, wherein the mounting the first integrated circuit
10 sub-package to the first package substrate includes encapsulating the first integrated circuit sub-package and a top surface of the first integrated circuit substrate with a first overmold; and

 wherein the mounting the second integrated circuit package to the second
package substrate includes encapsulating the second integrated circuit and at
15 least a portion of a top surface of the second substrate with a second overmold.

20




Fig. 1A






Fig. 1B

3/7






Fig. 3





Fig. 4

6/7

*Fig. 5*




Fig. 6

A. CLASSIFICATION OF SUBJECT MATTER**H01L 25/065(2006.01)i, H01L 23/48(2006.01)i, H01L 23/522(2006.01)i**

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

H01L 25/065; G06F 12/02; H01L 23/52; H01L 23/00; H01L 21/50; H01L 23/02; H01L 21/00; H01L 23/48; H01L 23/522

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Korean utility models and applications for utility models

Japanese utility models and applications for utility models

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

eKOMPASS(KIPO internal) & Keywords: package, substrate, opening, sub-package

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	US 2009-0020885 A1 (MASANORI ONODERA) 22 January 2009 See abstract, paragraphs [0003], [0036]-[0076] and figures 1, 4-14.	1-21
Y	US 2014-0291840 A1 (SK HYNIX INC.) 02 October 2014 See abstract, paragraphs [0036]-[0050] and figures 1-2.	1-21
A	US 2007-0290319 A1 (HYUN UK KIM) 20 December 2007 See abstract, paragraphs [0021]-[0055] and figures 1-9.	1-21
A	US 2008-0111224 A1 (HAK-KYOON BYUN et al.) 15 May 2008 See abstract, paragraphs [0024]-[0051] and figures 2-5.	1-21
A	US 2005-0230799 A1 (JUNG-KUN KANG) 20 October 2005 See abstract, paragraphs [0012]-[0015] and figures 1-3.	1-21



Further documents are listed in the continuation of Box C.



See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

08 December 2016 (08.12.2016)

Date of mailing of the international search report

08 December 2016 (08.12.2016)

Name and mailing address of the ISA/KR

International Application Division

Korean Intellectual Property Office

189 Cheongsa-ro, Seo-gu, Daejeon, 35208, Republic of Korea

Facsimile No. +82-42-481-8578

Authorized officer

LEE, EUN KYU

Telephone No. +82-42-481-3580



INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2016/029563

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2009-0020885 A1	22/01/2009	JP 2008-166439 A	17/07/2008
		JP 2008-166527 A	17/07/2008
		TW 200834846 A	16/08/2008
		TW 200834874 A	16/08/2008
		TW I376024 B	01/11/2012
		TW I376781 B	11/11/2012
		US 2009-0026609 A1	29/01/2009
		US 2014-0094001 A1	03/04/2014
		US 8598717 B2	03/12/2013
		US 8765529 B2	01/07/2014
		WO 2008-082615 A2	10/07/2008
		WO 2008-082615 A3	21/08/2008
		WO 2008-082644 A1	10/07/2008
US 2014-0291840 A1	02/10/2014	CN 102163595 A	24/08/2011
		CN 102163595 B	02/12/2015
		KR 10-2011-0091194 A	11/08/2011
		US 2011-0193213 A1	11/08/2011
		US 8791558 B2	29/07/2014
		US 9184147 B2	10/11/2015
US 2007-0290319 A1	20/12/2007	JP 2008-533700 A	21/08/2008
		KR 10-1099773 B1	28/12/2011
		KR 10-2007-0115877 A	06/12/2007
		US 2006-0175696 A1	10/08/2006
		US 7279786 B2	09/10/2007
		US 8169064 B2	01/05/2012
		WO 2006-084177 A2	10/08/2006
		WO 2006-084177 A3	09/04/2009
US 2008-0111224 A1	15/05/2008	CN 101179068 A	14/05/2008
		JP 2008-124435 A	29/05/2008
		KR 10-0817075 B1	26/03/2008
		TW 200822319 A	16/05/2008
US 2005-0230799 A1	20/10/2005	TW 200536078 A	01/11/2005
		TW I239611 B	11/09/2005
		US 7417322 B2	26/08/2008