

(19) World Intellectual Property Organization
International Bureau




(43) International Publication Date
16 February 2006 (16.02.2006)

PCT

(10) International Publication Number
WO 2006/016958 A1

- (51) International Patent Classification: **H01L 29/82**, 21/30
- (21) International Application Number: PCT/US2005/020793
- (22) International Filing Date: 13 June 2005 (13.06.2005)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data: 10/890,343 13 July 2004 (13.07.2004) US
- (71) Applicant (for all designated States except US): **AGILENT TECHNOLOGIES, INC.** [US/US]; 395 Page Mill Road, Palo Alto, CA 94306 (US).
- (72) Inventors: **LARSON, John, D. III**; 101 Alma Street, Unit 1002, Palo Alto, CA 94301-1011 (US). **BAL, Qing**; 501 Kenilworth Court, Synnyvale, CA 94087 (US). **MATTA, Farid**; 295 Quinnhill Road, Los Altos, CA 94024 (US). **VERHOEVEN, Tracy**; 1907 Kirkland Avenue, San Jose, CA 95125 (US).
- (74) Agent: **HARDCASTLE, Ian**; Agilent Technologies, Inc., Intellectual Property Administration, M/S DL-429, P.O. Box 7599, Loveland, CO 80537-0599 (US).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SM, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).
- Published:
— with international search report
- For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: A FILM BULK ACOUSTIC RESONATOR PACKAGE AND METHOD OF FABRICATING SAME



(57) Abstract: A microfabricated device (15) has a first substrate (21), a second substrate, a film bulk acoustic resonator (FBAR) device (50), and a circuit (52). The second substrate is bonded to the first substrate to define a chamber (44). The FBAR device is located on a surface of the first substrate and inside the chamber. The circuit is located on a surface of the second substrate and inside the chamber. An electrical connection (27, 56, 59) connects the circuit and the FBAR device.

**A FILM BULK ACOUSTIC RESONATOR PACKAGE AND
METHOD OF FABRICATING SAME**

RELATED ART

[0001] Film bulk acoustic resonator (FBAR) devices, such as FBAR-based duplexers used in mobile telephones and other mobile devices with radio frequency (RF) transmitters, are currently fabricated on a silicon (Si) substrate. An FBAR device is hermetically sealed inside a special miniature package composed of a base Si substrate on which FBARs are fabricated, a lid Si substrate covering the base substrate and a gasket between the substrates. The FBAR device package provides a very high packaging efficiency (volume ratio of the naked FBAR device to the packaged FBAR device). The FBAR device package is in turn mounted on a small but significant area of the main printed circuit board of the mobile telephone.

[0002] Mobile telephones and other RF devices have a separately-packaged RF power amplifier that typically employs high electron mobility transistors (HEMTs) built in and on a gallium arsenide (GaAs) substrate. The RF power amplifier package is mounted on another small but significant area of the printed circuit board of the mobile telephone.

[0003] The GaAs substrate used in the RF power amplifier packages is typically much more expensive than the Si substrate used in the FBAR packages. Thus, by fabricating the FBAR device and power amplifier in separate packages, the FBAR device does not consume valuable surface space on the gallium arsenide substrate of the power amplifier package. Further, the techniques used to manufacture the components of one of the packages are different and sometimes incompatible with the techniques used to manufacture the components of the other package. For the above reasons, it is generally

considered cost effective and desirable to mount the FBAR device and the power amplifier in separate packages.

[0004] Mobile telephone and other portable devices employing RF transmitters have been subject to constant, substantial pressures from the market to (a) reduce size, and (b) increase the number of features. These market pressures have resulted in a reduction in the printed circuit board area available on one hand and an increase in the demand for printed circuit board area on the other.

[0005] What is needed therefore is a way to use the available printed circuit board area in a mobile telephone or other RF portable device more efficiently so that additional features can be provided using smaller printed circuit boards.

SUMMARY

[0006] Generally, embodiments of the present disclosure pertain to a microfabricated device having a film bulk acoustic resonator (FBAR) and a circuit packaged between a pair of bonded substrates. The FBAR device is located on one of the substrates, and the circuit is located on the other. The circuit is electrically connected to the FBAR device. Mounting the FBAR device and the circuit on the respective substrates of the package not only conserves valuable board space but also allows more freedom in the selection of substrate materials and manufacturing processes for the FBAR device and the circuit. In this regard, an optimum substrate material and/or manufacturing technique may be used for the FBAR device even if such material or manufacturing technique is incompatible with or undesirable for the circuit and vice versa.

[0007] A microfabricated device in accordance with an exemplary embodiment of the present disclosure has a first substrate, a second substrate, a film bulk acoustic resonator (FBAR) device, and a circuit. The second substrate is bonded to the first

substrate to define a chamber. The FBAR device is located on a surface of the first substrate and inside the chamber. The circuit is located on a surface of the second substrate and inside the chamber. An electrical connection connects the circuit and the FBAR device.

[0008] A method for manufacturing a microfabricated device in accordance with an exemplary embodiment of the present disclosure comprises: providing first and second substrates; forming a film bulk acoustic resonator (FBAR) device on a surface of the first substrate; forming a circuit on a surface of the second substrate; and bonding the first and second substrates together to define a chamber in which the FBAR device and the circuit are located. The bonding electrically connects the FBAR device to the circuit.

BRIEF DESCRIPTION OF THE DRAWINGS

[0009] The disclosure can be better understood with reference to the following drawings. The elements of the drawings are not necessarily to scale relative to each other, emphasis instead being placed upon clearly illustrating the principles of the disclosure. Furthermore, like reference numerals designate corresponding parts throughout the several views.

[0010] FIG. 1 is a cross-sectional view of a device fabricated in accordance with an exemplary embodiment of the present disclosure.

[0011] FIG. 2 is a block diagram illustrating a cellular telephone that is composed of the device depicted in FIG. 1.

[0012] FIG. 3 is flow chart illustrating an exemplary methodology for fabricating the device depicted in FIG. 1.

[0013] FIG. 4 is a cross-sectional view of a lid substrate having a film bulk acoustic resonator (FBAR), a compliant connection, and a compliant gasket formed on a surface of the lid substrate.

[0014] FIG. 5 is a bottom view of the lid substrate depicted in FIG. 3.

[0015] FIG. 6 is a cross-sectional view of a base substrate to be bonded to the lid substrate depicted in FIG. 4.

[0016] FIG. 7 is a top view of the base substrate depicted in FIG. 6.

[0017] FIG. 8 is a cross-sectional view of the device depicted by FIG. 1 stacked on another device.

[0018] FIG. 9 is a cross-sectional view of a base substrate with a transistor formed on a surface of the base substrate.

[0019] FIG. 10 is a diagram of an exemplary voltage controlled oscillator.

[0020] FIG. 11 is a circuit diagram of a tunable FBAR circuit within the voltage controlled oscillator of FIG. 10.

DETAILED DESCRIPTION

[0021] The present invention is based on the inventors' realization that the miniature FBAR package, efficient as it is, contains unused area, namely, the lid substrate, that could be used to mount other components. Moreover, in a conventional FBAR package, the material of the lid substrate is a semiconductor, so active devices can be fabricated in and on the lid substrate and can be located inside the chamber that also houses the FBAR device. The inventors have realized that, by locating the FBAR device on the lid substrate, and using GaAs as the material of the base substrate, the power amplifier can be fabricated on the base substrate while the FBAR device is fabricated on the lid substrate. The output of the power amplifier can be electrically

connected directly to the transmitter port of the FBAR duplexer. With this structure, the FBAR device and the power amplifier occupy a common area of the main printed circuit board, which makes the printed circuit board area formerly occupied by the RF power amplifier package available for use by other circuits, or to provide a reduction in size.

[0022] FIG. 1 depicts a microfabricated device 15 in accordance with an exemplary embodiment of the present disclosure. As shown by FIG. 1, the device 15 has a first substrate 21, referred to hereafter as “lid substrate,” bonded to a second substrate 24, referred to hereafter as “base substrate.” In one embodiment, each of the substrates 21 and 24 is composed of silicon. However, as will be described below, the substrates 21 and 24 may be composed of other materials in other embodiments. The device 15 shown by FIG. 1 has at least one electrically conductive post 27 that extends between and provides an electrical connection between the two substrates 21 and 24.

[0023] Various configurations of the post 27 are possible. In the exemplary embodiment depicted by FIG. 1, the electrically conductive post 27 is composed of a compliant material, such as polyimide or other type of a compliant polymer, for example. Polymers have typically been used in conventional microfabricated devices as stress relief layers or a bonding material. However, polymers are generally poor electrical conductors and have not previously been used to provide an electrical connection between the substrates of microfabricated devices.

[0024] At least a portion of the post 27 is coated with a layer 33 of an electrically conductive material. As will be described in more detail below, the post 27 is formed on lid substrate 21 before the two substrates 21 and 24 are bonded together, and an electrically conductive pad 36 for contacting the post 27 is formed on base substrate 24. The conductive pad 36 helps form an electrical connection between the two substrates

21 and 24 by providing a relatively wide, electrically conductive region to make electrical contact with the post 27 when the device 15 is assembled. The conductive pad 36 may be located on the surface of the base substrate 24 or may be formed in the substrate 24 by etching the substrate's surface before depositing the pad 36. The post 27 is electrically coupled to circuitry or a micro-electro-mechanical system (MEMS) device residing on or in either of the substrates 21 or 24, as will be described in more detail below.

[0025] A gasket 42 extends around the periphery of the device 15, and provides a hermetic seal for a chamber 44 within the device 15. As used herein, a gasket that also provides a hermetic seal for a chamber will be referred to as a "hermetic gasket." Various configurations of the gasket 42 are possible. For example, commonly-assigned U.S. Patent Nos. 6,090,687 and 6,118,181, which are both incorporated herein by reference, describe techniques that may be used to form a gasket that provides a hermetic seal. In the exemplary embodiment shown by FIG. 1, the gasket 42 is composed of a compliant material, such as polyimide or other type of a compliant polymer. As described above, polymers have typically been used in conventional microfabricated devices as stress relief layers or a bonding material. However, polymers are non-hermetic and have not generally been used to form hermetic seals.

[0026] At least a portion of the gasket 42 is coated with a layer 47 of a sealing material, such as gold, copper, glass, or silicon nitride. Coating the polymer with the sealing material enables the gasket 42 to form a hermetic seal. The gasket 42 can be of any desired shape (*e.g.*, circle, square, rectangle, *etc.*). If desired, a pad 49 similar in shape to gasket 42 may be formed on the base substrate 24 to make contact with the gasket 42 when the device 15 is assembled.

[0027] As briefly described above, the post 27 provides an electrical connection between the substrates 21 and 24. As an example, in the device 15 shown by FIG. 1, the post 27 provides an electrical connection between an FBAR device 50 formed on the surface 48 of the lid substrate 21 and an associated circuit 52 formed on the surface 51 of the base substrate 24. The FBAR device 50 is composed of one or more acoustically or electrically interconnected FBARs. In the example shown in FIG. 1, the FBAR device 50 has a piezoelectric layer 53, such as aluminum nitride, situated between two metal electrode layers 55. An electrically-conductive trace 56 formed on the lid substrate 21 electrically couples the FBAR device 50 to the post 27. Further, an electrically-conductive trace 59 formed on the base substrate 24 electrically couples the associated circuit 52 to the conductive pad 36. Thus, the FBAR device 50 is electrically connected to the circuit 52 by post 27, conductive pad 36, and traces 56 and 59.

[0028] In addition, the FBAR device 50 and the circuit 52 are electrically connected to devices external to the hermetic chamber 44. In FIG. 1, a via 61 composed of electrically conductive material provides an electrical connection between the FBAR device 50 and devices (not shown) external to the microfabricated device 15. Similarly, a via 62 composed of electrically conductive material provides an electrical connection between the circuit 52 and devices (not shown) external to the device 15. To help ensure a low resistance electrical contact between the external devices and vias 61 and 62, relatively wide, electrically conductive pads 64 and 65 are formed on the substrates 21 and 24, respectively. In other embodiments, connections other than the ones shown may provide an electrical connection from the FBAR device 50 and the circuit 52 to components external to the device 15.

[0029] The circuit 52 is composed of electrical components not individually shown in FIG. 1 and processes signals transmitted to or received from the FBAR device 50. FIG.

2 shows an example in which the FBAR device 50 is the duplexer of a cellular telephone. FIG. 2 shows an exemplary cellular telephone 63 having an antenna 67, an FBAR device 50 configured as a duplexer, a power amplifier 69, and a low-noise amplifier (LNA) 70. The duplexer 50 has a pair of band-pass filters 71 and 72. The band-pass filter 71 is electrically connected between the antenna 67 and the output of the power amplifier 69, and the band-pass filter 72 is electrically connected in series with decoupling circuit 73, such as a quarter wave delay line, to provide isolation between the output of power amplifier 69 and the input of LNA 70. The power amplifier 69 amplifies a transmit signal that is to be transmitted by the cellular telephone 63. The band-pass filter 71 has a pass-band centered on the frequency range of the transmit signal and allows the transmit signal to pass to antenna 67. The band-pass filter 72 has a pass-band centered on the frequency range of a receive signal from the antenna 67. The stop band of the filter 71 overlaps the pass-band of the filter 72, and the stop band of the filter 72 overlaps the pass-band of the filter 71. Thus, the duplexer 50 keeps the receive signal amplified by low-noise amplifier 70 free of interference from the transmit signal. In FBAR device 50, each of the band-pass filters 71 and 72 is composed of FBARs interconnected as a ladder filter. The circuit 52 may provide either of the amplifiers 69 or 70.

[0030] The circuit 52 and FBAR device 50 may perform other functions in other embodiments. The use of the microfabricated device 15 in a cellular telephone 63 has been described above merely for illustrative purposes, and the microfabricated device 15 may be implemented in other types of products. Further, the FBAR device 50 may perform functions other than duplexing, and the circuit 52 may process signals received from or transmitted to the FBAR device 50 in ways other than those specifically described herein.

[0031] An exemplary process for forming the device 15 will now be described. Although the fabrication of a single device 15 will be described, the processes to be described are typically applied to wafers from which thousands of devices identical to device 15 are formed.

[0032] Vias 61 and 62 are respectively formed in substrates 21 and 24 by photolithography and etching or some other suitable fabrication technique. As previously described, via 61 is composed of electrically conductive material, such as copper or gold. In the example described above, via 61 electrically connects FBAR device 50 to an external device (*e.g.*, to the antenna 67 of FIG. 2). Further, via 62 is composed of electrically conductive material and electrically connects circuit 52 to an external device. The vias 61 and 62 may be formed at any time during the fabrication process. For example, the vias 61 and 62 may be formed, as shown by FIG. 3, before other components are formed on substrates 21 and 24. In an alternative embodiment, the vias 61 and 62 may be formed after the substrates 21 and 24 have been bonded, as will be described below.

[0033] As depicted by block 81 of FIG. 3, the FBAR device 50 is formed on lid substrate 21. The FBAR device 50 is formed on substrate 21 by depositing and patterning a layer of metal, a layer of piezoelectric material, and a layer of metal to form layers 55, 53, and 55, respectively. In one embodiment, the material of metal layers 55 is molybdenum (Mo), and the material of piezoelectric layer 53 is aluminum nitride.

[0034] As depicted by block 83 of FIG. 3 and FIGS. 4 and 5, the electrically conductive post 27, the gasket 42, and the electrically conductive trace 56 are also formed on lid substrate 21. The electrically conductive trace 56 is formed on the lid substrate 21 using material deposition, photolithography, and etching or some other suitable fabrication technique. The material of trace 56 is gold or some other electrically conductive

material. The post 27 and gasket 42 are formed by depositing a layer of compliant material, such as polyimide, on the surface 48 of substrate 21. Using photolithography and etching, the layer of compliant material is patterned to define the post 27 and gasket 42, which are then coated with an electrically conductive material. To coat the post 27 and gasket 42, a seed layer (*e.g.*, titanium) is first sputtered on the post 27 and gasket 42. Then, electrically conductive material, such as gold, is electroplated on the seed layer.

[0035] FIG. 5 shows the post 27 as having a generally circular cross-sectional shape. However, the post 27 may have other shapes in other embodiments. Commonly-assigned U.S. Patent Application No. 10/723,095, entitled "Device having a Compliant Element Pressed between Substrates," filed on November 26, 2003, which is incorporated herein by reference, describes exemplary techniques that may be used to form the post 27 and gasket 42.

[0036] As shown by block 86 of FIG. 3, as well as FIGS. 6 and 7, the circuit 52 is formed on the surface 51 of the base substrate 24 using any suitable fabrication technique. As depicted by block 88 of FIG. 3, the electrically conductive trace 59 and pads 36 and 49 are formed on the surface 51 of the base substrate 24 using material deposition, photolithography, and etching or some other suitable fabrication technique. The material of the electrically conductive trace and pads is gold or some other electrically conductive material. As can be seen by comparing FIGS. 5 and 7, the shapes of the pads 36 and 49 respectively correspond to the shapes of the post 27 and gasket 42. However, it is possible for the pads 36 and 49 to have shapes different from those of the post 27 and gasket 42.

[0037] As depicted by blocks 91 and 93 of FIG. 3, the base substrate 24 is pressed against and bonded to the lid substrate 21. In particular, the substrates 21 and 24 are aligned with the post 27 in contact with pad 36 and with the gasket 42 in contact with

pad 49 and are pressed together. The compliant material of the post 27 enables the post 27 to deform without fracturing or otherwise failing as the substrates 21 and 24 are pressed together. Further, the compliant material of the gasket 42 enables the gasket 42 to deform without fracturing or otherwise failing as the substrates 21 and 24 are pressed together. The substrates 21 and 24 may be bonded while being pressed together. Various known or future-developed bonding techniques may be used to bond substrates 21 and 24, such as thermal compression bonding or solder bonding.

[0038] In one embodiment, the electrically conductive material used to coat the post 27 and gasket 42 is gold (Au). In such an embodiment, before the substrates 21 and 24 are bonded using solder bonding, a layer of tin (Sn) is deposited on the gold-coated post 27 and gasket 42. Then, to bond the substrates 21 and 24 using solder bonding, the substrates 21 and 24 are pressed together until the post 27 and gasket 42 make intimate contact with the base substrate 24, and the device 15 is heated until the gold and tin material on the post 27 and gasket 42 begins to melt causing this material to diffuse and adhere to the base substrate 24. Heating of the device 15 is then stopped and the substrates 21 and 24 are allowed to cool. The melted gold and tin material hardens as the device 15 cools, and the hardened material forms a bond between the base substrate 24 and the post 27, as well as gasket 42, of the lid substrate 21. The introduction of tin to the gold-coated post 27 and gasket 42, as described above, helps to form a stronger bond during the solder bonding.

[0039] The compliant materials of the post 27 and the gasket 42 help ensure that the post 27 and gasket 42 intimately contact the base substrate 24. In this regard, the compliant materials of the post 27 and the gasket 42 allow the post 27 and the gasket 42 to deform until the post 27 and the entire periphery of the gasket 42 come into contact with the base substrate 24. As an example, due to imperfections in the fabrication of

post 27 and gasket 42, it is possible for the gasket 42 to contact pad 49 before post 27 contacts pad 36. In such a situation, the gasket 42 deforms to allow the substrates 21 and 24 to be further pressed together until the post 27 makes intimate contact with pad 36. Similarly, the post 27 or portions of the gasket 42 may deform to allow the entire periphery of the gasket 42 to make intimate contact with pad 49. Ensuring intimate contact between the post 27 and the pad 36 and between the gasket 42 and the pad 49 during bonding helps to ensure that the post 27 provides a reliable, low-impedance electrical conduction between the substrates 21 and 24 and that the gasket 42 provides a reliable hermetic seal for the chamber 44.

[0040] After assembly of device 15, the base substrate 24 may be thinned, if desired, to reduce its thickness and provide better heat dissipation for the circuit 52. Any suitable fabrication technique for thinning the substrate 24, such as back-lapping or polishing, for example, may be used to thin the substrate 24. In one embodiment, the lid 21 provides sufficient structural support so that the substrate 24 can be thinned with less concern for breakage or mechanical integrity.

[0041] As described above, the vias 61 and 62 provide an electrical connection to other devices or substrates external to or stacked on the device 15. For example, FIG. 8 shows a second microfabricated device 99 stacked on the device 15 shown in FIG. 1. In the example shown in FIG. 8, the configuration of the device 99 is identical to the configuration of the device 15. Typically, device 99 has a configuration different from that of the device 15. The electrical connection between the via 61 of device 15 and via 62 of device 99 enables the circuit 52 of device 99 to communicate with the FBAR device 50 of device 15.

[0042] It is unnecessary for either or both of the post 27 and the gasket 42 to be formed on the same substrate 21 as the FBAR device 50. Either or both of the post 27

and the gasket 42 may be formed on the base substrate 24. In this case, pads similar to pads 36 and 49 are formed on lid substrate 21. The post 27 and/or gasket 42 is then pressed against the pads located on lid substrate 21 during bonding. In a further variation, the FBAR device 50 is formed on the base substrate 24, and the circuit 52 is formed on the lid substrate 21. Forming the FBAR device 50 and the circuit 52 on different substrates allows the FBAR device 50 and the circuit 52 to be formed using respective fabrication techniques that are incompatible with one another. For example, by forming the FBAR device 50 on the lid substrate 21, the FBAR device 50 may be fabricated by a process incompatible with that used to fabricate the components on the base substrate 24. Thus, an optimum process for fabricating the FBAR device 50 may be used even if such process is incompatible with components (*e.g.*, circuit 52) on the base substrate 24.

[0043] In one embodiment, the gasket 42 is coated with a material, such as gold or copper, that not only seals the gasket 42 but is also electrically conductive. In such an embodiment, the gasket 42 provides an electrical connection between the substrates 21 and 24. If desired, the gasket 42 in addition to or instead of the post 27 may provide the electrical connection between the FBAR device 50 and the circuit 52. In such an embodiment, formation of the post 27 may be unnecessary.

[0044] As described above, in one exemplary embodiment, the circuit 52 may comprise a power amplifier for amplifying a signal. The amplified signal passes through the FBAR device 50 to the antenna (not shown). As an example, the FBAR device 50 may be configured as a duplexer described above, and the circuit 52 may be a power amplifier to amplify a signal being transmitted by the telephone. When the circuit 52 is a power amplifier, the circuit 52 is composed of several interconnected transistors. FIG. 9 depicts exemplary ones of such transistors 125 formed in and on

substrate 24. The transistors 125 of FIG. 9 comprise source contacts 131, gate contacts 132, and a drain contact 133. The source contacts 131 are electrically connected to one another via a conductive bridge 134. A doped region 135, sometimes referred to as a channel, in the substrate 24 extends from the drain contact 133 to each of the source contacts 131. For each channel 135, a gate contact 132 is used to control the flow of electrons or holes between the drain contact 133 and a source contact 131. To reduce the capacitance of the bridge 134, an air gap 138 separates the bridge 134 from the substrate 24.

[0045] In various embodiments, such as embodiments in which the circuit 52 is a power amplifier, the material of the substrate 24 (FIG. 1) on which the circuit 52 is formed is gallium arsenide (GaAs). GaAs substrates have electrical properties that make them suitable for use in power amplifiers. Unfortunately, GaAs substrates are more expensive than many other substrates, such as silicon, and have much poorer thermal conductivity.

[0046] Further, although the FBAR device 50 can be formed on a GaAs substrate, the FBAR device 50 usually operates just as well fabricated on a less expensive substrate. Thus, in one exemplary embodiment, the substrate 24 is composed of GaAs, and the substrate 21 is composed of a material that is less expensive than GaAs. As an example, the substrate 21 may be composed of alumina (Al_2O_3). Alumina has adequate electrical and thermal properties for use as a substrate for the FBAR device 50, as well as other types of passive components. Further, alumina is significantly less expensive than GaAs, yet alumina has a temperature coefficient of expansion similar to that of GaAs. Thus, an alumina substrate 21 expands and contracts similarly to a GaAs substrate 24 due to temperature changes during manufacturing and operation. Accordingly, utilization of alumina for substrate 21 when the substrate 24

is composed of GaAs is not likely to produce significant thermal stresses within the device 15 during manufacturing and operation.

[0047] Forming the FBAR device 50 on the alumina substrate 21 instead of the GaAs substrate 24 leaves more of the surface area of the higher-cost GaAs substrate 24 for other components, such as circuit 52, that may benefit from the use of GaAs as a substrate material. Thus, forming the FBAR device 50 on the substrate 21 helps to reduce the cost and/or size of the device 15 by reducing the amount of GaAs material needed to form the substrate 24. Further, since the FBAR device 50 operates just as well on alumina as compared to GaAs, the foregoing cost and size benefit may be achieved without adversely affecting the performance of the FBAR device 50.

[0048] In addition, since the FBAR device 50, as well as other components of the substrates 21 and 24, are contained within a hermetic package formed by gasket 42 and substrates 21 and 24, it is unnecessary to encapsulate the components located on either of the substrates 21 or 24 with an encapsulating layer as is sometimes done with conventional devices. Thus, the cost and yield loss resulting from an encapsulating layer is eliminated from the manufacturing process of device 15. Also, excluding the encapsulating layer prevents the encapsulating material from filling exposed air gaps and/or cavities, such as the air gap 138 (FIG. 9), which reduces capacitance. Thus, in an embodiment in which the circuit 52 includes the transistors of FIG. 9, eliminating the encapsulating layer from the device improves the performance and reduces the cost of the circuit 52.

[0049] Referring again to FIG. 1, the lid substrate 21 on which the FBAR device 50 is formed provides mechanical support for base substrate 24 and increases the mechanical integrity of the device 15. The additional support provided by the substrate 21 reduces the mechanical burden placed on substrate 24 enabling this

substrate 24 to be thinned to a greater extent. The more the substrate 24 is thinned, the better the substrate 24 is able to dissipate heat from the circuit 52. Indeed, provided that substrate 21 is able to provide adequate mechanical support, it is possible for the thinning of the substrate 24 to be limited by the precision of the thinning process rather than mechanical integrity concerns.

[0050] In this regard, to maintain the hermetic seal of the chamber 44, the substrate 24 is thinned to a minimum thickness sufficient to prevent breaches of the hermetic seal due to imperfections in the thinning process. Current back-lapping techniques are able to thin a substrate with precision of less than about 25 micrometers (μm). Thus, current back-lapping techniques can be used to reduce the thickness (measured in the y-direction) of the base substrate 24 to less than approximately 25 μm . This assumes that the substrate 21 provides sufficient mechanical support for the device 15 with such a thin base substrate 24. In contrast, the minimum thickness of substrates currently in common use is limited by mechanical integrity concerns and is usually at least approximately 120 μm .

[0051] In one embodiment described above, the FBAR device 50 is configured as a duplexer. However, in other embodiments, the FBAR device 50 is configured as another type of device. For example, the FBAR device 50 may be configured as a tunable FBAR circuit 152 that forms part of a voltage controlled oscillator 155, as shown in FIG. 10. In such an embodiment, the tunable FBAR circuit 152 of FIG. 10 is located in the feedback path of an operational amplifier 151 and is composed of an FBAR 163 connected in series with a voltage-variable capacitor 166. Further, a voltage source 172 and an inductor 174 are connected in series across voltage-variable capacitor 166. The voltage source 172 is external and is variable to control the operating frequency of the tunable FBAR circuit 152. A bypass capacitor 175

connects the inductor 174 in parallel with the capacitor 166 at such operating frequency. Referring to FIGS. 1 and 10, the operational amplifier 151 constitutes at least part of the circuit 52 and, therefore, resides on substrate 24. Further, the tunable FBAR circuit 152 constitutes at least part of the FBAR device 50 and, therefore, resides on substrate 21.

[0052] The capacitance of the capacitor 166 is varied by varying the voltage of the voltage source 172. Voltage-variable capacitor 166 is typically implemented as a varactor. Further, the following copending and commonly-assigned patent applications describe tunable capacitors implemented as micro-electromechanical system (MEMS) devices that may be used as the voltage-variable capacitor 166: U.S. Patent Application No. 10/104,349, now U.S. Patent No. 6,549,394, entitled "Micromachined Parallel-Plate Variable Capacitor with Plate Suspension," and filed on March 22, 2002; U.S. Patent Application No. 109/458,131, entitled "Tunable Capacitor," and filed on June 9, 2003; and U.S. Patent Application No. 10/158,005, entitled "Variable Capacitor having a Rigidity-Increasing Feature and Method for Forming Same," and filed on June 9, 2003. Each of the foregoing patent applications is incorporated herein by reference. Note that the capacitors described by the above-mentioned applications may be manufactured using processes similar to or compatible with those used to manufacture the FBAR 163. Thus, using the capacitors described by the above-mentioned patent applications may result in manufacturing efficiencies that reduce the overall cost of the voltage controlled oscillator 152.

[0053] In operation, the electronic amplifier 151 outputs a signal 181 that oscillates at the resonant frequency of the FBAR 163. Further, by varying the voltage provided by the voltage source 172, the capacitance of the voltage-variable capacitor 163 is varied to change the resonant frequency of the FBAR 163. Thus, as will be described in

more detail below, the FBAR 163 can be tuned such that the signal 181 oscillates at a desired frequency.

[0054] FIG. 11 depicts an equivalent circuit diagram for the tunable FBAR circuit 152 of FIG. 10. The FBAR 163 is represented by capacitors 182 and 184, an inductor 186, and a resistor 188. The capacitor 182 has a capacitance, C_0 , and is connected in parallel with capacitor 184, inductor 186, and resistor 188 connected in series. The capacitor 184 has a capacitance, C_1 , the inductor 186 has an inductance, L_1 , and the resistor 184 has a resistance, R_1 . C_1 is significantly smaller than C_0 . For example, in one embodiment, C_1 is approximately equal to $(C_0/20)$, and is determined by the material properties of the piezoelectric material and electrodes of the FBAR 163.

[0055] The FBAR 163 has a series resonance when the impedance of capacitor 184 substantially cancels the impedance of inductor 186. In this state, very little current passes through the capacitor 182, and C_0 can be neglected for series resonance conditions. Thus, the capacitance, C_{AB} , measured between points A and B of FIG. 12, is represented by the following equation for the series resonance condition:

$$C_{AB} \approx \frac{C_1 C_v}{C_1 + C_v}$$

where C_v is the capacitance of the voltage-variable capacitor 166. Further, the series resonant frequency, f_r , is represented by the following equation:

$$f_r \approx 1/(2\pi\sqrt{L_1 C_{AB}})$$

[0056] As shown by the above equations, the resonant frequency, f_r , of the FBAR 163 can be varied by changing C_v , which is controlled by the voltage provided by the voltage source 172. Therefore, by controlling the voltage source 172, the resonant frequency of the FBAR 163 and, therefore, the oscillation frequency of the signal 181

output by the power amplifier 151 can be tuned such that the signal 181 oscillates at a desired frequency.

CLAIMS

We claim:

1. A microfabricated device (15), comprising:
a first substrate (21);
a second substrate (24) bonded to said first substrate to define a chamber (44);
a film bulk acoustic resonator (FBAR) device (50) located on a surface of said first substrate inside said chamber;
a circuit (52) located on a surface of said second substrate inside said chamber;
and
an electrical connection (27, 56, 59) between said circuit and said FBAR device.
2. The device of claim 1, further comprising a hermetic gasket (42) between said first and second substrates, said gasket defining part of said chamber.
3. The device of claim 1, wherein said device constitutes part of a cellular telephone (63), said cellular telephone comprising an antenna (67) electrically connected to said FBAR device.
4. The device of claim 1, wherein said second substrate comprises gallium arsenide.
5. The device of claim 4, wherein said first substrate comprises alumina.

6. The device of claim 1, wherein said FBAR device comprises a tunable FBAR circuit (152), said circuit comprising a voltage-variable capacitor (166) electrically connected to an FBAR (163).

7. The device of claim 6, wherein said circuit located on said surface of said second substrate comprises an operational amplifier (151), and wherein said tunable FBAR circuit is positioned within a feedback path of said operational amplifier.

8. A method for manufacturing a microfabricated device (15), the method comprising:

providing first and second substrates (21, 24);

forming a film bulk acoustic resonator (FBAR) device (50) on a surface of said first substrate;



forming a circuit (52) on a surface of said second substrate; and


bonding said first and second substrates together to define a chamber (44) in which said FBAR device and said circuit are located;

said bonding establishing an electrical connection (27, 56, 59) between said FBAR device and said circuit.

9. The method of claim 2, further comprising forming a hermetic gasket (42) between said first and second substrates, said hermetic gasket defining part of said chamber.

10. The method of claim 8, wherein said second substrate comprises gallium arsenide, and wherein said first substrate comprises alumina.

**FIG. 1****FIG. 2**

**FIG. 3**




FIG. 4










FIG. 5
(Bottom View)

**FIG. 6****FIG. 7**
(Top View)

**FIG. 8****FIG. 9**

**FIG. 10****FIG. 11**

INTERNATIONAL SEARCH REPORT

International application No.

PCT/US05/20793

A. CLASSIFICATION OF SUBJECT MATTER

IPC(7) : H01L 29/82, 21/30

US CL : 257/416; 438/456

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

U.S. : 257/416; 438/456

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched
NONE

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)
EAST (USPGPUB, USPAT, EPO, JPO, DWPI, IBM_TDB)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 6,713,314 B2 (WONG et al) 30 March 2004 (30.03.2004), see entire document.	1,2,8,9
---		-----
Y		3-6,10
Y	US 6,262,637 B1 (BRADLEY et al) 17 July 2001 (17.07.2001), see figure 1, column 1, lines 10-21, column 4, line 51 to column 5, line 41, and column 6, lines 8-25.	3
Y	US 2004/0166603 A1 (CARLEY et al) 26 August 2004 (26.08.2004), see sections 0027, 0029 and 0052.	4,5,10
Y	US 2003/0205948 A1 (LIN et al) 06 November 2003 (06.11.2003), figures 5A, figure 8, sections 0018 and 0051.	6

☐ Further documents are listed in the continuation of Box C.

☐ See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

30 September 2005 (30.09.2005)

Date of mailing of the international search report

18 OCT 2005

Name and mailing address of the ISA/US

Mail Stop PCT, Attn: ISA/US
Commissioner for Patents
P.O. Box 1450
Alexandria, Virginia 22313-1450

Facsimile No. (703) 305-3230

Authorized officer

Matthew Smith

Telephone No. 703-308-0956