Title: PHOTOVOLTAIC DEVICE AND METHOD FOR MANUFACTURING THE SAME

Abstract: It is the gist of the present invention to provide a photovoltaic device in which a single crystal semiconductor layer provided over a substrate having an insulating surface or an insulating substrate is used as a photoelectric conversion layer, and the single crystal semiconductor layer is provided with a so-called SOI structure where the single crystal semiconductor layer is bonded to the substrate with an insulating layer interposed therebetween. As the single crystal semiconductor layer having a function as a photoelectric conversion layer, a single crystal semiconductor layer obtained by separation and transfer of an outer layer portion of a single crystal semiconductor substrate is used.
DESCRIPTION

PHOTOVOLTAIC DEVICE AND METHOD FOR MANUFACTURING THE SAME

TECHNICAL FIELD

[0001] The present invention relates to photovoltaic devices using single crystal semiconductors or polycrystalline semiconductors and a method for manufacturing the photovoltaic device. In specific, the present invention relates to photovoltaic devices in which single crystal layers or polycrystalline semiconductor layers are provided over support substrates having insulating properties.

BACKGROUND ART

[0002] As a measure against global warming, solar photovoltaic systems are being introduced in many places. The total production of photovoltaic devices in the world in 2005 was 1,759 MW, which is an increase by 147% over the previous fiscal year. At present, the most popular photovoltaic device is crystal photovoltaic devices, and photovoltaic devices using single crystal silicon or polycrystalline silicon account for the large part of the production. A photovoltaic device which is called a crystal photovoltaic device uses a silicon wafer as a substrate, which is obtained by slicing a large silicon ingot which is manufactured.

[0003] It is estimated that, in a crystal photovoltaic device using single crystal silicon or polycrystalline silicon, a thickness of the silicon wafer is sufficient to be about 10 µm for generating photoelectromotive force. However, a silicon wafer cut out from a silicon ingot has a thickness of about 200 to 500 µm. This means that only about 5% of a silicon wafer which is used in a photovoltaic device contributes to photoelectric conversion.

[0004] As production of photovoltaic devices increases, shortage in supply of
polycrystalline silicon, which is a material of silicon (a silicon ingot), and steep price rise of silicon wafers become problems in industry. The production of polycrystalline silicon including polycrystalline silicon for semiconductors in the world in 2006 was about 37 thousand tons, 11 thousand tons of which is demanded for solar sells. Production of solar sells is increasing year by year and the demand has already been tight. In order to increase production capacity of polycrystalline silicon, a large investment is needed and it is difficult to ensure the production which corresponds to the demand. Therefore, it is expected that shortage of silicon wafer supply will continue.

Here, as another mode of a photovoltaic device using a single crystal semiconductor substrate, a photovoltaic device using a single crystal semiconductor layer formed into a slice is given. For example, Patent Document 2 (Patent Document 2: Japanese Published Patent Application No. H10-335683) discloses a tandem solar cell in which hydrogen ions are implanted into a single crystal silicon substrate, a single crystal silicon layer which is separated from the single crystal silicon substrate in a layer shape is disposed over a support substrate in order to lower the cost and save resources while maintaining high conversion efficiency. In this tandem solar cell, a single crystal semiconductor layer and a substrate are bonded to each other with a conductive paste.

Further, an attempt to directly form the crystalline semiconductor layer over a substrate has been conventionally made. For example, a method for manufacturing a silicon thin film photovoltaic device in which a crystalline silicon film is deposited over a substrate by using a VHF which is higher than 27 MHz and pulse modulating the VHF, is developed (see Patent Document 1: Japanese Published Patent Application No. 2005-50905). Further, a technique for controlling plasma treatment conditions to optimize crystal grains and a concentration of a dopant into a crystal grain boundary when a thin film polycrystalline silicon film is formed by a plasma CVD method over a special electrode called a texture electrode which has a minute unevenness on its surface, is disclosed (see Patent Document 3: Japanese Published Patent Application No. 2004-14958).
DISCLOSURE OF INVENTION

[0007] However, in a crystal thin film silicon photovoltaic device, there is a problem in that crystal quality is inferior and conversion efficiency is low compared to single crystal silicon. It is necessary that a polycrystalline silicon film or a microcrystal silicon film is deposited to a thickness greater than or equal to 1 µm by a chemical vapor deposition method, resulting in a problem of inferior productivity. In a chemical vapor deposition method, it is necessary that a large amount of a material gas flows for film formation. However, only several percent of the material gas is utilized for growth of a film and the rest is ejected. That is, in a chemical vapor deposition method, there is a problem in that effective utilization efficiency of a material gas is low; accordingly, a sufficient advantage in a crystal thin film silicon photovoltaic device has not been found in terms of a cost of manufacturing. Further, as a semiconductor substrate in a crystal photovoltaic device, a semiconductor substrate a thickness of which is ten times or more a thickness needed for photoelectric conversion is used. Thus, an expensive wafer is wasted.

[0008] Further, in a method for bonding a single crystal semiconductor layer which is formed into a slice to a support substrate with a conductive paste, there is a problem such that bond strength cannot be maintained for a long time. In particular, in a condition in which a photovoltaic device is exposed to direct sunlight, there is a problem such that an organic material contained in a conductive paste is modified and bond strength is lowered. In addition, there is a problem of reliability such that a conductive material (e.g., silver) in the conductive paste is diffused into the single crystal semiconductor layer, which deteriorates photoelectric conversion characteristics of a semiconductor.

[0009] In view of the foregoing, it is an object of the present invention to attain thinning of a photoelectric conversion layer formed from a single crystal semiconductor or a polycrystalline semiconductor. It is another object of the present invention to efficiently use a silicon semiconductor material which is necessary for photoelectric
conversion. It is still another object of the present invention to improve reliability of a photovoltaic device.

[0010]

One aspect of the present invention is a photovoltaic device having a single crystal semiconductor layer provided over a substrate having an insulating surface or an insulating substrate, in which a so-called SOI structure is provided where the single crystal semiconductor layer is bonded to the substrate with an insulating layer interposed therebetween. In the photovoltaic device, the single crystal semiconductor layer has a function of photoelectric conversion. The single crystal semiconductor layer is obtained by separation of an outer layer portion of a single crystal semiconductor substrate and transfer of the portion to the substrate having an insulating surface or the insulating substrate. In the present invention, a polycrystalline semiconductor can be used instead of a single crystal semiconductor.

[0011]

The single crystal semiconductor layer and the substrate having an insulating surface or the insulating substrate are bonded to each other with a layer which has a smooth surface and forms a hydrophilic surface interposed therebetween. In this specification, this layer is also referred to as "a bonding layer" for the sake of convenience. At an initial stage of bond formation, Van der Waals forces or hydrogen bonding is utilized for force for bonding this bonding layer and the single crystal semiconductor layer, or the bonding layer and the substrate having an insulating surface or the insulating substrate. Thermal treatment is performed subsequent to the initial stage of bond formation, whereby a bonding portion is changed to have a covalent bond and thus bonding force is further increased.

[0012]

In bonding the substrate to the single crystal semiconductor layer, as a bonding layer, a silicon oxide film is preferably used which is formed using organic silane as a material on one or both surfaces that are to form a bond. Examples of organic silane that can be used include silicon-containing compounds, such as tetraethoxysilane (TEOS) (chemical formula: Si(OC₂H₅)₄), trimethylsilane (TMS) (chemical formula: (CH₃)₃SiH), tetramethyldicycyclotetrasiloxane (TMCTS), octamethyldicycyclotetrasiloxane (OMCTS), hexamethyldisilazane (HMDS), triethoxysilane (chemical formula:
SiH(OC₂H₅)₃, and trisdimethylaminosilane (chemical formula: SiH(N(CH₃)₂)₃).

[0013]

The single crystal semiconductor layer provided over the substrate having an insulating substrate or the insulating substrate is obtained by forming a region into which ions of hydrogen, ions of an inert gas typified by helium, or ions of halogen typified by fluorine are introduced at high concentration (hereinafter, also referred to as "a separation layer") in a single crystal semiconductor substrate, and cleaving the region. For example, when the separation layer is formed by addition of hydrogen ions to the single crystal semiconductor substrate, it is preferable to introduce one kind of ions or plural kinds of ions of different masses each consisting of the same atom. In specific, the introduction is preferably performed in the state where H⁺, H₂⁺, and H₃⁺ ions are included as hydrogen ions and the proportion of H₃⁺ ions is increased. By the introduction of ions with a large number of atoms, a dosage can be substantially increased and thus productivity can be improved.

[0014]

By using a single crystal semiconductor layer separated from a single crystal semiconductor substrate, a photovoltaic device excellent in photoelectric conversion characteristics can be obtained. By provision of a bonding layer between a substrate having an insulating surface or an insulating substrate and a single crystal semiconductor layer separated from a single crystal semiconductor substrate, the two can be strongly bonded to each other. With the use of a specific silicon oxide film as the bonding layer, a bond can be formed at a temperature less than or equal to 700°C. Accordingly, even in the case of using a substrate with an upper temperature limit of 700°C or lower, such as a glass substrate, a single crystal semiconductor layer in which a bonding portion has high bond strength can be provided over a substrate of glass or the like.

[0015]

As a substrate to which the single crystal semiconductor layer is fixed, it is possible to use any of a variety of glass substrates that are used in the electronics industry and that are referred to as non-alkali glass substrates, such as aluminosilicate glass substrates, aluminoborosilicate glass substrates, and barium borosilicate glass
In other words, a single crystal semiconductor layer can be formed over a substrate that is longer than one meter on each side. With the use of such a large-area substrate, a photovoltaic device excellent in photoelectric conversion characteristics can be obtained.

BRIEF DESCRIPTION OF DRAWINGS

[0016] In the accompanying drawings:

FIGS. 1A and 1B are views each showing a cross-sectional structure of a photovoltaic device in which a single crystal semiconductor layer over an insulating substrate is used as a photoelectric conversion layer;

FIGS. 2A and 2B are views each showing a cross-sectional structure of a photovoltaic device in which a single crystal semiconductor layer over an insulating substrate is used as a photoelectric conversion layer;

FIG 3 is a plan view of a photovoltaic device relating to an embodiment mode;

FIGS. 4A to 4D are cross-sectional views illustrating manufacturing steps of a photovoltaic device relating to an embodiment mode;

FIGS. 5A and 5B are cross-sectional views illustrating manufacturing steps of a photovoltaic device relating to an embodiment mode;

FIGS. 6A to 6C are cross-sectional views illustrating manufacturing steps of a photovoltaic device relating to an embodiment mode;

FIG 7 is a plan view illustrating manufacturing steps of a solar photovoltaic module relating to an embodiment mode;

FIGS. 8A and 8B are cross-sectional views illustrating manufacturing steps of a solar photovoltaic module relating to an embodiment mode;

FIG 9 is a plan view illustrating manufacturing steps of a solar photovoltaic module relating to an embodiment mode;

FIGS. 10A and 10B are cross-sectional views illustrating manufacturing steps of a solar photovoltaic module relating to an embodiment mode;

FIG 11 is a plan view illustrating manufacturing steps of a solar photovoltaic module relating to an embodiment mode;

FIGS. 12A and 12B are cross-sectional views illustrating manufacturing steps
of a solar photovoltaic module relating to an embodiment mode;

FIG 13 is a plan view of a photovoltaic module relating to an embodiment mode;

FIGS. 14A to 14C are cross-sectional views illustrating manufacturing steps of a photovoltaic module relating to an embodiment mode;

FIGS. 15A and 15B are cross-sectional views illustrating manufacturing steps of a photovoltaic module relating to an embodiment mode; and

FIGS. 16A to 16D are cross-sectional views illustrating manufacturing steps of a photovoltaic module relating to an embodiment mode.

BEST MODE FOR CARRYING OUT THE INVENTION

[Embodiment Mode]

[0017] An embodiment mode of the present invention will be described below with reference to the accompanying drawings. However, the present invention is not limited to the description given below, and it will be readily apparent to those skilled in the art that various changes and modifications in modes and details thereof can be made without departing from the purpose and scope of the present invention. Therefore, the present invention should not be interpreted as being limited to the description of the embodiment mode given below. Note that in structures of the present invention which are described below, like reference numerals are used for like portions throughout different drawings.

[0018] (Structure of photovoltaic device)

[0019] FIG 1A shows a cross-sectional structure of a photovoltaic device in which a substrate 101 is provided with a semiconductor layer 103. The substrate 101 is a substrate having an insulating surface or an insulating substrate, and any of a variety of glass substrates that are used in the electronics industry, such as aluminosilicate glass substrates, aluminoborosilicate glass substrates, and barium borosilicate glass substrates, can be used. Alternatively, a quartz glass substrate or a semiconductor substrate such as a silicon wafer can be used. A semiconductor material such as silicon, germanium,
gallium arsenide, or indium phosphide which can be separated from a single crystal semiconductor substrate or a polycrystalline semiconductor substrate can be used for the semiconductor layer 103. Preferably, single crystal silicon is used for the semiconductor layer 103.

[0020]

Between the substrate 101 and the semiconductor layer 103, a bonding layer 102 which has a flat surface and forms a hydrophilic surface is provided. A silicon oxide film is suitable for use as the bonding layer 102. As the bonding layer 102, a silicon oxide film formed by a chemical vapor deposition method with the use of an organic silane gas is particularly preferable. Examples of organic silane that can be used include silicon-containing compounds such as tetraethoxysilane (TEOS) (chemical formula: Si(OC\(_2\)H\(_5\))\(_4\)), trimethylsilane (TMS) (chemical formula: (CH\(_3\))\(_3\)SiH), tetramethylcyclotetrasiloxane (TMCTS), octamethylcyclotetrasiloxane (OMCTS), hexamethyldisilazane (HMDS), triethoxysilane (chemical formula: SiH(OC\(_2\)H\(_3\))\(_3\)), and trisdimethylaminosilane (chemical formula: SiH(N(CH\(_3\))\(_2\))\(_3\)).

[0021]

The bonding layer 102 which has a smooth surface and forms a hydrophilic surface is provided to a thickness of 5 to 500 nm. This thickness is effective for smoothing a surface of the bonding layer 102 and for relieving distortion due to stress between the semiconductor layer 103 and the substrate 101.

[0022]

In FIG. IA, the bonding layer 102 is provided on the semiconductor layer 103 side and is disposed in contact with a surface of the substrate 101, whereby bonding can be performed even at room temperature. In order to form a stronger bond, the substrate 101 and the semiconductor layer 103 may be pressed. Further, when thermal treatment is performed on the substrate 101 with which the bonding layer 102 formed on the semiconductor layer 103 is disposed in contact, a strong bond can be formed. In this case, the thermal treatment may be performed under pressure.

[0023]

To bond the substrate 101 and the bonding layer 102 to each other at low temperature, it is necessary to clean surfaces thereof. When the substrate 101 and the bonding layer 102 surfaces of which are cleaned are disposed in contact with each other,
a bond is formed by attraction between the surfaces. In this case, it is preferable to perform treatment in which a hydroxy group is attached to a bond formation surface of one or each of the substrate 101 and the bonding layer 102. By oxygen plasma treatment or ozone treatment, the surface of the substrate 101 can be made hydrophilic. It is considered that this phenomenon occurs because a surface which is subjected to oxygen plasma treatment or ozone treatment is activated and a hydroxy group is attached. That is, in the case of performing treatment in which a surface of the substrate 101 is made hydrophilic, a bond is formed by hydrogen bonding by the action of a hydroxy group on the surface. To increase strength of a bond formed at room temperature, it is preferable to perform thermal treatment.

[0024]

As treatment for bonding the substrate 101 and the bonding layer 102 to each other at low temperature, surfaces to form a bond may be cleaned by being irradiated with an ion beam using an inert gas such as argon. By the irradiation with an ion beam, a dangling bond is exposed on a surface of the substrate 101 or the bonding layer 102 and extremely active surfaces are formed. When surfaces which are thusly activated are disposed in contact with each other, a bond can be formed even at low temperature. A method for forming a bond by activation of surfaces is preferably carried out in vacuum because it is necessary for the surfaces to be highly cleaned.

[0025]

The semiconductor layer 103 is obtained by separating a thin slice from a single crystal semiconductor substrate. For example, the semiconductor layer 103 can be formed by a hydrogen ion implantation separation method in which hydrogen ions are introduced into a single crystal semiconductor substrate at a predeternined depth at high concentration, and then, thermal treatment is performed and a single crystal silicon layer in an outer layer is separated. Alternatively, a method may be used in which after single crystal silicon is epitaxially grown over porous silicon, cleavage is performed by water-jetting so that a porous silicon layer is separated. A thickness of the semiconductor layer 103 is set to 0.1 to 10 µm. The thickness of the semiconductor layer 103 is sufficient for absorption of sunlight. Further, the thickness thereof is suitable for extracting a photogenerated carrier, which flows through the semiconductor layer 103, through an electrode before a photogenerated carrier is annihilated by
recombination.

[0026] A first impurity semiconductor layer 105 is provided in the semiconductor layer 103. An impurity element imparting p-type or n-type conductivity is added to the first impurity semiconductor layer 105. An element belonging to Group 13 in the periodic table, such as boron, is used as a p-type impurity, and an element belonging to Group 15 in the periodic table, such as phosphorus or arsenic, is used as an n-type impurity. An impurity element can be added by an ion implantation method or an ion doping method. In this specification, an ion implantation method indicates a method in which an ionized gas which had been subjected to mass separation is implanted into a semiconductor, and an ion doping method indicates a method in which an ionized gas which is not subjected to mass separation is introduced to a semiconductor. For example, in the case where the semiconductor layer 103 has p-type conductivity, phosphorus or arsenic is added to the first impurity semiconductor layer 105, so that the first impurity semiconductor layer 105 has n-type conductivity. In the case where the semiconductor layer 103 has n-type conductivity, boron is added to the first impurity semiconductor layer 105, so that the first impurity semiconductor layer 105 has p-type conductivity.

[0027] A first electrode 104 is provided between the semiconductor layer 103 and the bonding layer 102. In the case where a plane of incidence is on the first impurity semiconductor layer 105 side, the first electrode 104 is formed from metal such as aluminum, nickel, or silver. In contrast, in the case where a plane of incidence is on the substrate 101 side, the first electrode 104 is formed of a transparent electrode of indium tin oxide or the like.

[0028] A second electrode 107 is provided over the first impurity semiconductor layer 105. In the case where a plane of incidence is on the first impurity semiconductor layer 105 side, the second electrode 107 is formed of an electrode which is formed from aluminum, silver, or the like and shaped into a comb shape, or the second electrode 107 is formed of a transparent electrode of indium tin oxide or the like. In this structure, a protective film 106 is preferably provided over the first impurity semiconductor layer
The protective film 106 is preferably formed of a silicon nitride film. Further, a silicon nitride film and a magnesium fluoride film may be stacked so that a function as an anti-reflective film may be added. In contrast, in the case where a plane of incidence is on the substrate 101 side, the second electrode 107 may be formed from metal such as aluminum.

FIG 1B shows a structure of a photovoltaic device in which the substrate 101 is provided with a barrier layer 108 and the bonding layer 102. When the barrier layer 108 is provided, the semiconductor layer 103 can be prevented from being contaminated by diffusion of an impurity from the substrate 101. That is, an impurity such as a movable ion like an alkali metal or an alkaline earth metal can be prevented from being diffused from the substrate 101 in the semiconductor layer 103. The barrier layer 108 is preferably formed of a dense insulating film of a silicon nitride, an aluminum nitride, or the like. In this case, the bonding layer 102 is preferably provided over the barrier layer 108 provided over the substrate 101. When the bonding layer 102 is also provided on the substrate 101 side, a favorable bond can be formed.

FIG 2A shows a structure of a photovoltaic device in which a second impurity semiconductor layer 109 is provided in the semiconductor layer 103. The second impurity semiconductor layer 109 is provided on the side opposite to a first impurity semiconductor layer 105 in the semiconductor layer 103. The first impurity semiconductor layer 105 and the second impurity semiconductor layer 109 are formed to have different conductivity types. For example, in the case where the first impurity semiconductor layer 105 has n-type conductivity, the second impurity semiconductor layer 109 is formed to have p-type conductivity. At this time, in the case where a plane of incidence is on the first impurity semiconductor layer 105 side, an internal electric field is generated by the second impurity semiconductor layer 109 on the opposite side. This electric field is called a back surface field (BSF). Such a structure is suitable for improving external quantum efficiency of a photogenerated carrier. Such a structure effectively functions in a photovoltaic device in which a photoelectric conversion layer is formed of the semiconductor layer 103 with a thickness of 0.1 to 10 µm. Other parts are similar to those of FIG 1A.
FIG 2B shows a structure in which the first impurity semiconductor layer 105 and the second impurity semiconductor layer 109 are provided on one surface side of the semiconductor layer 103 and a silicon oxide layer 110 is provided on the opposite surface side thereof. The silicon oxide layer 110 is formed from a silicon oxide which is formed using a silane gas by thermal oxidation or a chemical vapor deposition method. The semiconductor layer 103 is bonded to the substrate 101 using the silicon oxide layer 110 and the bonding layer 102 formed over the substrate 101. In this structure, a plane of incidence is preferably set on the substrate 101 side. Since an electrode which shields light is not formed on the plane of incidence side, an effective light-receiving area can be enlarged.

As above, structures of a photovoltaic device using a semiconductor layer 103 bonded over a substrate 101 are described with reference to FIGS. 1A to 2B. However, this mode is not limited to the above-described structures and can be implemented by freely combining components in the structures. Further, a polycrystalline semiconductor layer can be used instead of a single crystal semiconductor layer.

(Manufacturing steps 1 of photovoltaic device)

A method for manufacturing a photovoltaic device, in which a thin single crystal semiconductor layer is separated from a single crystal semiconductor substrate and the single crystal semiconductor layer is transferred over a substrate having an insulating surface or an insulating substrate, is described with reference to the drawings.

FIG 3 is a plan view of a photovoltaic device relating to this mode. This photovoltaic device has a structure in which light is incident on the semiconductor layer 103 bonded over the substrate 101. In a peripheral portion of the substrate 101, an insulating layer 115 provided with an opening is provided over the semiconductor layer 103. The first impurity semiconductor layer 105 is provided in the semiconductor layer 103. Over the first impurity semiconductor layer 105, a second electrode 107 having a comb shape is formed. An extraction electrode 116 is electrically connected
to a first electrode through a contact hole penetrating the insulating layer 115 and the semiconductor layer 103.

[0036]

Next, steps of manufacturing a photovoltaic device are described with reference to cross-sectional views corresponding to a line A-B in FIG 3.

[0037]

FIG 4A shows a step in which a surface protective film 112 is formed over a single crystal semiconductor substrate 111 and a separation layer 113 is formed by an ion doping method. The single crystal semiconductor substrate 111 is cleaned, over a surface of which the surface protective film 112 is formed. A typical example of the single crystal semiconductor substrate 111 is a single crystal silicon substrate. For example, as the single crystal semiconductor substrate 111, a silicon wafer a surface of which is mirror-polished is used. The surface protective film 112 is preferably formed from a silicon oxide or a silicon nitride, and the surface protective film 112 is formed by a chemical vapor deposition method. The surface protective film 112 is preferably provided in order to protect a surface of the single crystal semiconductor substrate 111 from being roughened by ion doping. The surface protective film 112 is provided to have a thickness of 50 to 200 nm. A surface of the surface protective film 112 is irradiated with ions accelerated by an electric field, so that the separation layer 113 is formed in the single crystal semiconductor substrate 111 at a predetermined depth.

[0038]

The distance from the surface of the single crystal semiconductor substrate 111 to the separation layer 113 is determined in consideration of a thickness of a semiconductor layer that is to be transferred to a support substrate. In a photovoltaic device, the thickness of the semiconductor layer 103 is set to be 0.1 to 10 μm. In order to form the separation layer 113 in a comparatively deep position from the surface of the single crystal semiconductor substrate 111, ions are accelerated by high voltage of 80 kV or more. Ions are preferably incident on a principal plane of the single crystal semiconductor substrate 111 at an approximately right angle. When ions are introduced into the single crystal semiconductor substrate 111, a channeling phenomenon may be positively utilized so that the ions may be deeply introduced into a deep position. For example, when a crystal plane orientation of the single crystal
semiconductor substrate 111 is selected so that ions are perpendicularly incident on the crystal axis <100>, the ions can be deeply introduced.

[0039] The separation layer 113 is formed by doping of the single crystal semiconductor substrate 111 with ions of hydrogen, helium, or halogen typified by fluorine, at high concentration. In this case, one kind of ions or plural kinds of ions of different masses each consisting of the same atom, which are produced by subjecting a source gas selected from hydrogen, helium, or halogen to plasma excitation, are preferably introduced. In the case of introduced hydrogen ions, the hydrogen ions include H+, H₂⁺, and H₃⁺ ions with a high proportion of H₃⁺ ions; accordingly, introduction efficiency of hydrogen can be enhanced and thus time for doping can be shortened. By the introduction of hydrogen ions with a large number of atoms, dangling bonds of silicon are formed in the separation layer 113 and the dangling bonds are terminated to form minute voids (microvoids). Since the minute voids can include hydrogen, the semiconductor layer can be easily separated even by thermal treatment at low temperature.

[0040] FIG 4B shows a step of forming a second impurity semiconductor layer 109 over the single crystal semiconductor substrate 111. The second impurity semiconductor layer 109 is formed by doping of a region of the single crystal semiconductor substrate 111 at a shallow depth with boron as an impurity element imparting p-type conductivity. In the photovoltaic device of this mode, the second impurity semiconductor layer 109 is disposed on the side opposite to the plane of incidence, so that a back surface field (BSF) is formed.

[0041] FIG. 4C shows a step of forming a first electrode 104 over the second impurity semiconductor layer 109. The first electrode 104 is formed from metal such as aluminum, nickel, or silver. The first electrode 104 is formed by a vacuum deposition method or a sputtering method so that a surface thereof is flattened.

[0042] FIG 4D shows a step in which a silicon nitride layer 114 which covers the single crystal semiconductor substrate 111 is provided over the first electrode 104 and
the bonding layer 102 is further formed. The silicon nitride layer 114 is preferably provided in order to prevent impurity contamination. Owing to the silicon nitride layer 114, the semiconductor layer can be prevented from being contaminated by diffusion of an impurity such as a movable ion or moisture. Further, the silicon nitride layer 114 is preferably provided in order to prevent the first electrode 104 from being oxidized in forming the bonding layer 102.

[0043]

The bonding layer 102 is formed of a silicon oxide film. As the silicon oxide film, a silicon oxide film formed by a chemical vapor deposition method with the use of an organic silane gas as described above is preferable. Alternatively, a silicon oxide film formed by a chemical vapor deposition method with the use of a silane gas can be used. Film formation by a chemical vapor deposition method is performed at a film formation temperature less than or equal to 350°C, for example, as a temperature at which degassing does not occur in the separation layer 113 formed in the single crystal semiconductor substrate. In contrast, thermal treatment for separation of the semiconductor layer from the single crystal semiconductor substrate 111 is performed at a thermal treatment temperature higher than the film formation temperature.

[0044]

FIG. 5A shows a step in which the substrate 101 is disposed in contact with a surface of the bonding layer 102 which is formed on the single crystal semiconductor substrate 111, to bond the two to each other. Surfaces which are to form a bond are cleaned sufficiently. Then, the substrate 101 and the bonding layer 102 are disposed in contact with each other, whereby a bond is formed therebetween. This bond is formed by the action of hydrogen bonding as described above. By pressing the substrate 101 and the single crystal semiconductor substrate 111 against each other, a bond can be formed further reliably.

[0045]

In order to form a favorable bond which forms good contact, a surface/surfaces of the substrate 101 and/or the bonding layer 102 may be activated. For example, the surface which is to form a bond is irradiated with an atomic beam or an ion beam. When an atomic beam or an ion beam is used, an inert gas neutral atom beam or an inert gas ion beam of argon or the like can be used. Alternatively, plasma irradiation or
radical treatment is performed on a surface that is to form a bond. Such surface treatment makes it easy to form a bond between different kinds of materials even at a temperature of 200 to 400°C.

[0046]

After the substrate 101 and the single crystal semiconductor substrate 111 are bonded to each other with the bonding layer 102 interposed therebetween, it is preferable that heat treatment or pressure treatment be performed. Heat treatment or pressure treatment makes it possible to increase bond strength. The heat treatment is preferably performed at a temperature equal to or lower than the upper temperature limit of the substrate 101. The pressure treatment is performed so that pressure is applied in a direction perpendicular to the bonding surface, in consideration of the pressure resistance of the substrate 101 and the single crystal semiconductor substrate 111.

[0047]

FIG 5B shows a step in which after the substrate 101 and the single crystal semiconductor substrate 111 are bonded together, thermal treatment is performed to separate the single crystal semiconductor substrate 111 from the substrate 101 with the separation layer 113 used as a cleavage plane. The thermal treatment is preferably performed at a temperature ranging from the temperature at which the bonding layer 102 is formed to the upper temperature limit of the substrate 101. When the thermal treatment is performed at, for example, 400 to 600°C, a change occurs in the volume of minute voids formed in the separation layer 113, which enables separation of the single crystal semiconductor substrate 111 with the semiconductor layer 103 left over the substrate 101.

[0048]

FIG 6A shows a step in which the insulating layer 115 is formed over the semiconductor layer 103 bonded to the substrate 101. As the insulating layer 115, a silicon nitride film or a silicon oxide film is preferably formed by a chemical vapor deposition method.

[0049]

FIG 6B shows a step in which an opening is formed in the insulating layer 115 and phosphorus or arsenic which is an n-type impurity element is added from the
opening to form the first impurity semiconductor layer 105. The first impurity semiconductor layer 105 serves as a plane of incidence.

[0050]

FIG 6C shows a step in which after a silicon nitride film and a magnesium fluoride film are formed as the protective film 106, the second electrode 107 and the extraction electrode 116 connected to the first electrode 104 are formed. The extraction electrode 116 is formed after a contact hole penetrating the semiconductor layer 103 is formed. The second electrode 107 and the extraction electrode 116 may be formed from aluminum, silver, lead-tin (solder), or the like. For example, the second electrode 107 and the extraction electrode 116 can be formed using a silver paste by a screen printing method.

[0051]

In such a manner, the photovoltaic device shown in FIG. 3 can be manufactured. According to this mode, a single crystal photovoltaic device can be manufactured at a process temperature less than or equal to 700°C (preferably, less than or equal to 500°C). In other words, a high-efficiency photovoltaic device provided with a single crystal semiconductor layer can be manufactured over a large-area glass substrate with an upper temperature limit of 700°C or lower. The single crystal semiconductor layer is obtained by separation of an outer layer of a single crystal semiconductor substrate. Since the single crystal semiconductor substrate can be reused, resources can be effectively used.

[0052]

(Manufacturing steps 2 of a photovoltaic device)

[0053]

This mode describes a method for manufacturing a photovoltaic device, in which a light-transmitting substrate serves as a light receiving plane. In this mode, elements same as and elements having a common function to FIGS. 4A to 6C are denoted by the same reference numeral for explanation, and the repetitive explanation thereof is omitted.

[0054]

FIG 13 is a plan view of a photovoltaic device relating to this mode, which is
seen from a surface opposite to the light receiving plane. This photovoltaic device has a structure in which light is incident on the semiconductor layer 103 bonded over the substrate 101, from the substrate 101 side. The extraction electrode 116 and the second electrode 107 are formed over the semiconductor layer 103. The extraction electrode 116 is structured so as to be connected to a first electrode on the substrate 101 side through a contact hole penetrating the semiconductor layer 103.

[0055]

Next, steps of manufacturing this photovoltaic device are described with reference to cross-sectional views corresponding to a line G-H in FIG. 13.

[0056]

FIG 14A shows a step in which a surface protective film 112 is formed over a single crystal semiconductor substrate 111 and a separation layer 113 is formed by an ion doping method.

[0057]

FIG 14B shows a step of forming a first impurity semiconductor layer 105 over the single crystal semiconductor substrate 111. The first impurity semiconductor layer 105 is formed by doping of a region of the single crystal semiconductor substrate 111 at a shallow depth with phosphorus or arsenic as an impurity element imparting n-type conductivity.

[0058]

FIG 14C shows a step in which a silicon nitride layer 114 which covers the single crystal semiconductor substrate 111 is provided over the first impurity semiconductor layer 105 and a bonding layer 102 is further formed.

[0059]

FIG 15A shows a step in which the substrate 101 is disposed in contact with a surface of the bonding layer 102 formed on the single crystal semiconductor substrate 111, to bond the two to each other. Surfaces which are to form a bond are cleaned sufficiently. Then, the substrate 101 and the bonding layer 102 are disposed in contact with each other, whereby a bond is formed therebetween. After the substrate 101 and the single crystal semiconductor substrate 111 are bonded to each other with the bonding layer 102 interposed therebetween, it is preferable that heat treatment or pressure treatment be performed. Heat treatment or pressure treatment makes it
possible to increase bond strength. The heat treatment is preferably performed at a
temperature equal to or lower than the upper temperature limit of the substrate 101. The
pressure treatment is performed so that pressure is applied in a direction perpendicular
to the bonding surface, in consideration of the pressure resistance of the
substrate 101 and the single crystal semiconductor substrate 111.

[0060]

FIG 15B shows a step in which after the substrate 101 and the single crystal semiconductor substrate 111 are bonded to each other, thermal treatment is performed to separate the single crystal semiconductor substrate 111 from the substrate 101 with the separation layer 113 used as a cleavage plane. The thermal treatment is preferably performed at a temperature ranging from the temperature at which the bonding layer 102 is formed to the upper temperature limit of the substrate 101. When the thermal treatment is performed at, for example, 400 to 600°C, a change occurs in the volume of minute voids formed in the separation layer 113, which enables separation of the single crystal semiconductor substrate 111 with the semiconductor layer 103 left over the substrate 101.

[0061]

FIG 16A shows a step in which the insulating layer 115 is formed over the semiconductor layer 103 bonded to the substrate 101. FIG. 16B shows a step in which an opening is formed in the insulating layer 115 and boron which is a p-type impurity element is added from the opening to form the second impurity semiconductor layer 109. The opening formed in the insulating layer 115 is processed so that the insulating layer which is left over the semiconductor layer 103 has a comp shape.

[0062]

FIG 16C shows a step in which a contact hole 117 is formed downward from the top of the insulating layer 115 which is left over the semiconductor layer 103. The contact hole 117 is formed in such a manner that the semiconductor layer 103 is irradiated with a condensed laser beam and processed.

[0063]

FIG 16D shows a step in which the second electrode 107 and the extraction electrode 116 connected to the first impurity semiconductor layer 105 are formed. The extraction electrode 116 is formed after the contact hole penetrating the semiconductor
layer 103 is formed. The second electrode 107 and the extraction electrode 116 are formed from a metal material such as aluminum, silver, lead-tin (solder), or the like. For example, the second electrode 107 and the extraction electrode 116 can be formed using a silver paste by a screen printing method.

In such a manner, the photovoltaic device shown in FIG. 13 can be manufactured. According to this mode, a single crystal photovoltaic device can be manufactured at a process temperature less than or equal to 700°C (preferably, less than or equal to 500°C). In other words, a high-efficiency photovoltaic device provided with a single crystal semiconductor layer can be manufactured over a large-area glass substrate with an upper temperature limit of 700°C or lower. The single crystal semiconductor layer is obtained by separation of an outer layer of a single crystal semiconductor substrate. Since the single crystal semiconductor substrate can be reused, resources can be effectively used.

This mode exemplifies a method for manufacturing a solar photovoltaic module by bonding of a single crystal semiconductor layer over a large-area substrate. Main part of steps of manufacturing a photovoltaic device used for a solar photovoltaic module are similar to those illustrated in FIGS. 4A to 6C.

FIG. 7 is a plan view where a plurality of semiconductor layers 103 is arranged and bonded to a substrate 101. FIGS. 8A and 8B show cross-sectional views corresponding to lines C-D and E-F in FIG. 7, respectively. The semiconductor layers 103 are arranged over the substrate 101 through steps shown in FIGS. 4A to 5B. The semiconductor layer 103 is fixed to the substrate 101 with the bonding layer 102 interposed therebetween. The first electrode 104 and the silicon nitride layer 114 are provided between the bonding layer 102 and the semiconductor layer 103. Bond strength between the substrate 101 and the bonding layer 102 can be increased by thermal treatment. Even in the case where the substrate 101 has a large area, thermal
treatment for forming a bond can be easily performed by using a rapid thermal annealing method (RTA method) in which light from a lamp is emitted.

[0068]

After that, steps shown in FIGS. 6A and 6B are performed, so that a first impurity semiconductor layer 105 is formed in the semiconductor layer 103. The first impurity semiconductor layer 105 is formed by provision of an opening and by doping with an impurity element which can control a valence electron of a semiconductor, after an insulating layer 115 is formed over the semiconductor layer 103. An ion doping apparatus is used in this step so that this step can be performed in the state where a plurality of semiconductor layers 103 is fixed to the substrate 101.

[0069]

FIG 9 shows a step in which a contact hole 117 is formed which is connected to the first electrode 104. FIGS. 10A and 10B show cross-sectional views corresponding to lines C-D and E-F in FIG 9, respectively. The contact hole 117 penetrates a protective film 106 and the semiconductor layer 103. The protective film 106 and the semiconductor layer 103 are processed with a laser beam, whereby the contact hole 117 can be formed. By scanning of a laser beam over the substrate 101, a contact hole can be simply and easily formed in the plurality of semiconductor layers 103.

[0070]

FIG 11 shows a step of forming electrodes of a photovoltaic device. FIGS. 12A and 12B show cross-sectional views corresponding to lines C-D and E-F in FIG 11, respectively. An extraction electrode 116 is electrically connected to the first electrode 104 by the contact hole 117. A second electrode 107 is formed into a comb shape over the semiconductor layer 103. Further, the second electrode 107 and the extraction electrode 116 are led out over the substrate 101, and a connection terminal of the solar photovoltaic module and the second electrode 107 or the extraction electrode 116 are formed as one element. The second electrode 107 and the extraction electrode 116 are formed from a material such as aluminum, silver, lead-tin (solder), or the like. For example, the second electrode 107 and the extraction electrode 116 are formed using a silver paste by a screen printing method. The second electrode 107 and the extraction electrode 116 form a connection terminal when being led over the substrate 101.
In such a manner, a solar photovoltaic module can be manufactured in which a plurality of photovoltaic devices is arranged over one substrate. According to this mode, a single crystal photovoltaic device can be manufactured at a process temperature less than or equal to 700°C (preferably, less than or equal to 500°C). That is, a high-efficiency solar photovoltaic module provided with a single crystal semiconductor layer can be manufactured over a large-area glass substrate with an upper temperature limit of 700°C or lower.

It is to be noted that although this mode shows the case of using the photovoltaic device described in the manufacturing steps 1, a solar photovoltaic module can be similarly manufactured also in the case of using the photovoltaic device described in the manufacturing steps 2.

This application is based on Japanese Patent Application serial no. 2007-101182 filed with Japan Patent Office on April 6, 2007, the entire contents of which are hereby incorporated by reference.
CLAIMS

1. A photovoltaic device comprising:
   a bonding layer which is disposed in contact with a substrate having an
   insulating surface;
   a first electrode over the bonding layer;
   a single crystal semiconductor layer over the first electrode;
   a first impurity semiconductor layer formed in an opposite plane of the single
   crystal semiconductor layer to the first electrode;
   a protective film provided over the first impurity semiconductor layer; and
   a second electrode which is in contact with the first impurity semiconductor
   layer.

2. The photovoltaic device according to claim 1, wherein a second impurity
   semiconductor region is provided in the single crystal semiconductor layer so as to be in
   contact with the first electrode.

3. The photovoltaic device according to claim 2, wherein a silicon nitride layer
   is provided between the bonding layer and the first electrode.

4. The photovoltaic device according to claim 1, wherein a thickness of the
   single crystal semiconductor layer is 0.1 to 10 µm.

5. The photovoltaic device according to claim 1, wherein the substrate is one
   kind selected from aluminosilicate glass substrates, aluminoborosilicate glass substrates,
   or barium borosilicate glass substrates.

6. A photovoltaic device comprising:
   a barrier layer provided over one surface of a substrate, a first bonding layer
   provided over the barrier layer,
   a second bonding layer which is disposed in contact with the first bonding
   layer;
a first electrode over the bonding layer;  
a single crystal semiconductor layer over the first electrode;  
a first impurity semiconductor layer formed in an opposite plane of the single crystal semiconductor layer to the first electrode;  
a protective film provided over the first impurity semiconductor layer; and  
a second electrode which is in contact with the first impurity semiconductor layer.

7. The photovoltaic device according to claim 6, wherein a thickness of the single crystal semiconductor layer is 0.1 to 10 µm.

8. The photovoltaic device according to claim 6, wherein the substrate is one kind selected from aluminosilicate glass substrates, aluminoborosilicate glass substrates, or barium borosilicate glass substrates.

9. A photovoltaic device comprising:  
a barrier layer provided over one surface of a substrate;  
a first bonding layer provided over the barrier layer;  
a single crystal semiconductor layer with a first plane on a first bonding layer side on which a silicon oxide layer is formed and with a second plane on a side opposite to the first bonding layer side in which a first impurity semiconductor layer and a second impurity semiconductor layer are formed so as to be separated from each other;  
a second electrode which is in contact with the first impurity semiconductor layer;  
a first electrode which is in contact with the second impurity semiconductor layer; and  
a protective layer provided over the second plane of the single crystal semiconductor layer between the first electrode and the second electrode, wherein the first bonding layer and the silicon oxide layer are bonded to each other.

10. The photovoltaic device according to claim 1 to 5, wherein a thickness of
the single crystal semiconductor layer is 0.1 to 10 µm.

11. The photovoltaic device according to any one of claims 1 to 6, wherein the substrate is one kind selected from aluminosilicate glass substrates, aluminoborosilicate glass substrates, or barium borosilicate glass substrates.

12. A method for manufacturing a photovoltaic device, comprising:
   introducing one kind of ions or plural kinds of ions of different masses each comprising a same atom, which are produced by subjecting a source gas selected from hydrogen, helium, or halogen to plasma excitation, into a single crystal semiconductor substrate to form a separation layer in a region of the single crystal semiconductor substrate at a predetermined depth from the surface of the single crystal semiconductor substrate,
   forming a silicon oxide film over the single crystal semiconductor substrate by a chemical vapor deposition method with the use of an organic silane gas;
   bonding the single crystal semiconductor substrate to a substrate having an insulating surface by superposition thereof with the silicon oxide film interposed therebetween;
   performing thermal treatment in a state where the single crystal semiconductor substrate and the substrate having an insulating surface are superposed on each other to generate cleavage in the separation layer, and separating and removing the single crystal semiconductor substrate with a single crystal semiconductor layer left over the substrate having an insulating surface, and
   forming an impurity semiconductor layer as a photoelectric conversion layer by addition of an impurity element to the single crystal semiconductor layer.

13. The method for manufacturing a photovoltaic device according to claim 12, wherein as the organic silane gas, one kind selected from tetraethoxysilane (TEOS) (chemical formula: $\text{Si(OCH}_2\text{CH}_3)_4$), trimethylsilane (TMS) (chemical formula: $(\text{CH}_3)_3\text{SiH}$), tetramethylcyclotetrasiloxane (TMCTS), octamethylcyclotetrasiloxane (OMCTS), hexamethyldisilazane (HMDS), triethoxysilane (chemical formula: $\text{SiH(OCH}_2\text{CH}_3)_3$), or trisdimethylaminosilane (chemical formula: $\text{SiH(N(CH}_3)_2)_3$) is used.
14. The method for manufacturing a photovoltaic device according to claim 12, wherein a temperature at which the silicon oxide film is formed over the single crystal semiconductor substrate by a chemical vapor deposition method with the use of an organic silane gas is a temperature at which an element introduced into the separation layer does not leave, and the thermal treatment is performed at a temperature at which an element introduced into the separation layer leaves.

15. The method for manufacturing a photovoltaic device according to claim 12, wherein a temperature at which the silicon oxide film is formed over the single crystal semiconductor substrate by a chemical vapor deposition method with the use of an organic silane gas is 350°C or lower, and the thermal treatment is performed at 400°C or higher.

16. The method for manufacturing a photovoltaic device according to claim 12, wherein the separation layer is formed by introduction of $\text{H}^+$, $\text{H}_2^+$, and $\text{H}_3^+$ ions with a high proportion of $\text{H}_3^+$ ions.

17. A method for manufacturing a photovoltaic device, comprising:

- introducing one kind of ions or plural kinds of ions of different masses each comprising the same atom, which are produced by subjecting a source gas selected from hydrogen, helium, or halogen to plasma excitation, into a single crystal semiconductor substrate to form a separation layer in a region of the single crystal semiconductor substrate at a predetermined depth from a surface of the single crystal semiconductor substrate,
- adding an impurity element which controls conductivity in a region of the single crystal semiconductor substrate at a depth shallower than that of the separation layer formed in the single crystal semiconductor substrate to form an impurity semiconductor layer;
- forming a first electrode over the impurity semiconductor layer;
- forming a silicon oxide film over the first electrode by a chemical vapor deposition method with the use of an organic silane gas;
bonding the single crystal semiconductor substrate to a substrate having an insulating surface by superposition thereof with the silicon oxide film interposed therebetween;

performing thermal treatment in a state where the single crystal semiconductor substrate and the substrate having an insulating surface are superposed on each other to generate cleavage in the separation layer, and separating the single crystal semiconductor substrate to form a single crystal semiconductor layer over the substrate having an insulating surface;

forming an impurity semiconductor layer having opposite conductivity to the impurity semiconductor layer, in the single crystal semiconductor layer, and

forming a second electrode over the impurity semiconductor layer having opposite conductivity.

18. The method for manufacturing a photovoltaic device according to claim 17, wherein as the organic silane gas, one kind selected from tetraethoxysilane (TEOS) (chemical formula: Si(OC\textsubscript{2}H\textsubscript{5})\textsubscript{4}), trimethylsilane (TMS) (chemical formula: (CH\textsubscript{3})\textsubscript{3}SiH), tetramethylcyclotetrasiloxane (TMCTS), octamethylcyclotetrasiloxane (OMCTS), hexamethyldisilazane (HMDS), triethoxysilane (chemical formula: SiH(OC\textsubscript{2}H\textsubscript{5})\textsubscript{3}), or trisdimethylaminosilane (chemical formula: SiH(N(CH\textsubscript{3})\textsubscript{2})\textsubscript{3}) is used.

19. The method for manufacturing a photovoltaic device according to claim 17, wherein a temperature at which the silicon oxide film is formed over the single crystal semiconductor substrate by a chemical vapor deposition method with the use of an organic silane gas is a temperature at which an element introduced into the separation layer does not leave, and the thermal treatment is performed at a temperature at which an element introduced into the separation layer leaves.

20. The method for manufacturing a photovoltaic device according to claim 17, wherein a temperature at which the silicon oxide film is formed over the single crystal semiconductor substrate by a chemical vapor deposition method with the use of an organic silane gas is 350\textdegree\textsubscript{C} or lower, and the thermal treatment is performed at 400\textdegree\textsubscript{C} or higher.
21. The method for manufacturing a photovoltaic device according to claim 13, wherein the separation layer is formed by introduction of $H^+$, $H_2^+$, and $H_3^+$ ions with a high proportion of $H_3^+$ ions.
EXPLANATION OF REFERENCE

INTERNATIONAL SEARCH REPORT

International application No.
PCT/JP2008/056254

A. CLASSIFICATION OF SUBJECT MATTER

Int.Cl. H01L31/04 (2006.01)

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
Int.Cl. H01L31/04 - 31/078

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched
Published examined utility model applications of Japan 1922 1996
Published unexamined utility model applications of Japan 1971 2008
Registered utility model specifications of Japan 1996 2008
Published registered utility model applications of Japan 1994 2008

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

<table>
<thead>
<tr>
<th>Category*</th>
<th>Citation of document, with indication, where appropriate, of the relevant passages</th>
<th>Relevant to claim No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>JP 2000-150940 A (Denso Corporation) 2000.05.30, Full text, all drawings (No Family)</td>
<td>1,2,10,11</td>
</tr>
<tr>
<td>Y</td>
<td>JP 2001-160540 A (Canon Inc.) 2001.06.12, [0078]-[0084], [0110], Fig.6 &amp; US 6566277 B1 &amp; EP 1088913 A3 &amp; KR 10-2001-0050580 A &amp; CN 1290959 A</td>
<td>1-4,10,11</td>
</tr>
<tr>
<td>Y</td>
<td>JP 2004-087667 A (Hitachi Cable, Ltd.) 2004.03.18, [0051]-[0052], [0061], Fig.1 (No Family)</td>
<td>3</td>
</tr>
<tr>
<td>Y</td>
<td>JP 01-227307 A (Asahi Glass Company, Limited) 1989.09.11, p.3, Fig.1 (No Family)</td>
<td>11</td>
</tr>
</tbody>
</table>

* Special categories of cited documents:
‘A’ document defining the general state of the art which is not considered to be of particular relevance
‘E’ earlier application or patent but published on or after the international filing date
‘L’ document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
‘O’ document referring to an oral disclosure, use, exhibition or other means
‘P’ document published prior to the international filing date but later than the priority date claimed

Further documents are listed in the continuation of Box C.

See patent family annex.

Date of the actual completion of the international search 13.06.2008

Date of mailing of the international search report 24.06.2008

Name and mailing address of the ISA/JP
Japan Patent Office
3-4-3, Kasumigaseki, Chiyoda-ku, Tokyo 100-8915, Japan

Authorized officer
Mariko Kato
Telephone No. +81-3-3581-1 101 Ext. 3255

Form PCT/ISA/210 (second sheet) (April 2007)
## DOCUMENTS CONSIDERED TO BE RELEVANT

<table>
<thead>
<tr>
<th>Category*</th>
<th>Citation of document, with indication, where appropriate, of the relevant passages</th>
<th>Relevant to claim No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>JP 10-093122 A (Nippon Telegraph and Telephone Corporation) 1998.04.10, Full text, all drawings (No Family)</td>
<td>1-4, 10, 11</td>
</tr>
<tr>
<td>A</td>
<td>JP 2005-268682 A (Canon Inc.) 2005.09.29, Full text, all drawings (No Family)</td>
<td>1-4, 10, 11</td>
</tr>
</tbody>
</table>
INTERNATIONAL SEARCH REPORT

International application No.
PCT/JP2008/056254

Box No. II Observations where certain claims were found unsearchable (Continuation of item 2 of first sheet)

This international search report has not been established in respect of certain claims under Article 17(2)(a) for the following reasons:

1. \( \square \) Claims Nos.:
   because they relate to subject matter not required to be searched by this Authority, namely:

2. \( \Box \) Claims Nos.:
   because they relate to parts of the international application that do not comply with the prescribed requirements to such an extent that no meaningful international search can be carried out, specifically:

3. \( \Box \) Claims Nos.:
   because they are dependent claims and are not drafted in accordance with the second and third sentences of Rule 6.4(a).

Box No. in Observations where unity of invention is lacking (Continuation of item 3 of first sheet)

This International Searching Authority found multiple inventions in this international application, as follows:

The common matter among all the claims is a subject matter of claim 1. However, the subject matter of claim 1 is disclosed in JP 2000-150940 A (see Fig. 1,2 and [0024]–[0043] etc.) . The subject matter of claim 2 is also disclosed in the same document, and the subject matter of claim 4,10 is just a normal option for the person skilled in the art.

As a result, the separate inventions (1) claims 1–4,10 and 11 (note that claim 11 depends on claim 3), (2) claim 5, (3) claims 6–8, (4) claims 9, (5) claims 12–21 are not so linked as to form a single general inventive concept.

1. \( \Box \) As all required additional search fees were timely paid by the applicant, this international search report covers all searchable claims.

2. \( \Box \) As all searchable claims could be searched without effort justifying additional fees, this Authority did not invite payment of additional fees.

3. \( \Box \) As only some of the required additional search fees were timely paid by the applicant, this international search report covers only those claims for which fees were paid, specifically claims Nos.:

4. \( \Box \) No required additional search fees were timely paid by the applicant. Consequently, this international search report is restricted to the invention first mentioned in the claims; it is covered by claims Nos.:

   1 - 4, 10, 11

Remark on Protest

\( \Box \) The additional search fees were accompanied by the applicant's protest and, where applicable, the payment of a protest fee.

\( \Box \) The additional search fees were accompanied by the applicant's protest but the applicable protest fee was not paid within the time limit specified in the invitation.

\( \Box \) No protest accompanied the payment of additional search fees.

Form PCT/ISA/210 (continuation of first sheet (2)) (April 2007)