

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
27 March 2003 (27.03.2003)

PCT

(10) International Publication Number
WO 03/025944 A1

(51) International Patent Classification⁷: **G11C 11/15**

(21) International Application Number: PCT/US02/29507

(22) International Filing Date:
17 September 2002 (17.09.2002)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
09/955,641 18 September 2001 (18.09.2001) US
10/024,327 17 December 2001 (17.12.2001) US

(71) Applicant (for all designated States except US): **KILO-PASS TECHNOLOGIES, INC.** [US/US]; Suite 3, 550 Lakeside, Sunnyvale, CA 94086 (US).

(72) Inventor; and

(75) Inventor/Applicant (for US only): **PENG, Jack Zezhong** [US/US]; 1539 Eddington Place, San Jose, CA 95129 (US).

(74) Agents: **NG, Chun M.** et al.; Perkins Coie LLP, Patent - SEA, P.O. Box 1247, Seattle, WA 98111-1247 (US).

(81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.


(84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

- with international search report
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: SEMICONDUCTOR MEMORY CELL AND MEMORY ARRAY USING A BREAKDOWN PHENOMENA IN AN ULTRA-THIN DIELECTRIC



(57) Abstract: A semiconductor memory cell (300) having a data storage element (115) constructed around an ultra-thin dielectric (312) is used to store information by stressing the ultra-thin dielectric (312) into breakdown (soft or hard breakdown) to set the leakage current level of the memory cell (300). The memory cell (300) is read by sensing the current drawn by the cell (300). A suitable ultra-thin dielectric (312) is high quality gate oxide of about 50 Å thickness or less.

WO 03/025944 A1

**SEMICONDUCTOR MEMORY CELL AND MEMORY ARRAY USING A
BREAKDOWN PHENOMENA IN AN ULTRA-THIN DIELECTRIC**

Technical Field of the Invention

[0001] The present invention relates to a nonvolatile programmable semiconductor memory, and more particularly to a nonvolatile programmable semiconductor memory cell that uses a breakdown phenomena in an ultra-thin dielectric such as a MOS gate dielectric to store digital information, and a memory array incorporating such cells.

Background of the Invention

[0002] Nonvolatile memory retains stored data when power is removed, which is required or at least highly desirable in many different types of computers and other electronic devices. One commonly available type of nonvolatile memory is the programmable read-only memory ("PROM"), which uses word line – bit line crosspoint elements such as fuses, anti-fuses, and trapped charge devices such as the floating gate avalanche injection metal oxide semiconductor ("FAMOS") transistor to store logical information. PROM typically is not reprogrammable.

[0003] An example of one type of PROM cell that uses the breakdown of a silicon dioxide layer in a capacitor to store digital data is disclosed in United States Patent No. 6,215,140, issued April 10, 2001 to Reisinger et al. The basic PROM disclosed by Reisinger et al. uses a series combination of an oxide capacitor and a junction diode as the crosspoint element. An intact capacitor represents the logic value 0, and an electrically broken-down capacitor represents the logic value 1. The thickness of the silicon dioxide layer is adjusted to obtain the desired operation specifications. Silicon dioxide has a breakdown charge of about 10 C/cm^2 (Coulomb/cm²). If a voltage of 10 volts is applied to a capacitor dielectric with a thickness of 10 nm (resultant field strength 10 mV/cm), a current of about 1 mA/cm^2 flows. With 10 volts, this thus results in a substantial amount of time for programming a memory cell. However, it is more advantageous to design the capacitor dielectric to be thinner, in order to reduce the high power loss which occurs during electrical breakdown. For example, a memory cell configuration having a capacitor dielectric with a thickness of 3 to 4 nm can be operated at

about 1.5 V. The capacitor dielectric does not yet break down at rms voltage, so that 1.5 V is sufficient to read data from the memory cell. Data are stored, for example, at 5 V, in which case one cell strand in a memory cell configuration can be programmed within about 1 ms. The energy loss which occurs in this case per cm^2 of capacitor dielectric is then about 50 Watts (10 Coulomb * 5 V). If the desired power loss is about 0.5 W, about 100 s are required to program a 1 Gigabit memory. If the permissible power losses are higher, the programming can be carried out correspondingly more quickly.

[0004] Some types of nonvolatile memory are capable of being repeatedly programmed and erased, including erasable programmable read only semiconductor memory generally known as EPROM, and electrically erasable programmable read only semiconductor memory generally known as EEPROM. EPROM memory is erased by application of ultraviolet light and programmed by application of various voltages, while EEPROM memory is both erased and programmed by application of various voltages. EPROMs and EEPROMs have suitable structures, generally known as floating gates, that are charged or discharged in accordance with data to be stored thereon. The charge on the floating gate establishes the threshold voltage, or V_T , of the device, which is sensed when the memory is read to determine the data stored therein. Typically, efforts are made to minimize gate oxide stress in these types of memory cells.

[0005] A device known as a metal nitride oxide silicon ("MNOS") device has a channel located in silicon between a source and drain and overlain by a gate structure that includes a silicon dioxide layer, a silicon nitride layer, and an aluminum layer. The MNOS device is switchable between two threshold voltage states $V_{TH(\text{high})}$ and $V_{TH(\text{low})}$ by applying suitable voltage pulses to the gate, which causes electrons to be trapped in the oxide-nitride gate ($V_{TH(\text{high})}$) or driven out of the oxide-nitride gate ($V_{TH(\text{low})}$). Typically, efforts are made to minimize gate oxide stress in these types of memory cells.

[0006] A junction breakdown memory cell that uses a stored charge on the gate of a gate controlled diode to store logic 0 and 1 values is disclosed in United States Patent No. 4,037,243, issued July 19, 1977 to Hoffman et al. Charge is stored on the gate by using a capacitance formed between the *p*-type electrode of the gate controlled diode and the gate electrode. Charge storage is enhanced by using a composite dielectric in the capacitor formed from silicon dioxide and silicon nitride layers in place of silicon dioxide. The application of an erase voltage to the electrode of the gate controlled diode causes the oxide-nitride interface surface to fill with

negative charge, which is retained after the erase operation is completed. This negative interface charge causes the gate controlled diode to operate in an induced junction mode even after the erase voltage is removed. When the gate controlled diode is thereafter read, it exhibits field-induced junction breakdown of its channel and a saturation current flows. The field induced junction breakdown voltage is less than metalurgical junction breakdown voltage. However, the application of a write voltage to the electrode of the gate controlled diode causes the silicon dioxide/silicon nitride interface to fill with positive charge, which is retained after the write operation is completed. When the gate controlled diode is thereafter read, it will not break down because no channel exists. Only a slight current flows. The different current flows are sensed and indicate different logic states.

[0007] Improvements in the various processes used for fabricating the various types of nonvolatile memory tend to lag improvements in widely used processes such as the advanced CMOS logic process. For example, processes for devices such as Flash EEPROM devices tend to use 30% more mask steps than the standard advanced CMOS logic process to produce the various special regions and structures required for the high voltage generation circuits, the triple well, the floating gate, the ONO layers, and the special source and drain junctions typically found in such devices. Accordingly, processes for Flash devices tend to be one or two generations behind the standard advance CMOS logic process and about 30% more expensive on a cost-per-wafer basis. As another example, processes for antifuses must be suitable for fabricating various antifuse structures and high voltage circuits, and so also tend to be about one generation behind the standard advanced CMOS process.

[0008] Generally, great care is taken in the fabrication of the silicon dioxide layer used in metal-oxide-silicon (MOS) devices such as capacitors and transistors. The high degree of care is necessary to ensure that the silicon dioxide layer is not stressed during manufacture or subsequent normal operation of the integrated circuit, so that the desired device characteristics are attained and are stable over time. One example of how much care is taken during fabrication is disclosed in United States Patent No. 5,241,200, issued August 31, 1993 to Kuroda. Kuroda discloses the use of a diffused layer and a shunt to discharge charges accumulated in the word line during a wafer fabrication process. Avoiding this charge accumulation ensures that a large electric field is not applied to the gate insulating film, so that variations in the characteristics of transistors using the word line as their gate wiring line and degradation and breakdown of the gate insulating film are prevented. An example of how much care is taken in circuit design to

avoid stressing the silicon dioxide layer of a transistor during normal circuit operation is disclosed in United States Patent No. 6,249,472, issued June 19, 2001 to Tamura et al. Tamura et al. disclose an antifuse circuit having an antifuse in series with a *p*-channel MOS transistor in one embodiment and in series with an *n*-channel MOS transistor in another embodiment. While the antifuse is fabricated without the additional film manufacturing processes typically required for fabricating antifuse circuits, Tamura et al. encounter another problem. When the antifuse is shorted out, the series-connected transistor is exposed to a high voltage sufficient to break down the silicon dioxide layer of the transistor. Tamura et al. disclose the addition of another transistor to the circuit to avoid exposing the first transistor to the break down potential.

Summary of the Invention

[0009] Advantageously, a memory cell in accordance with the present invention is extremely stable since data is stored physically in the cell rather than in the form of a stored charge. Advantageously, memory arrays incorporating such cells in accordance with the present invention may be developed in less time, may have greater densities, and may be manufactured at a low wafer cost because the memory array and associated circuits may be fabricated using standard CMOS processes, including standard advanced CMOS logic processes, rather than by using more complex and costly processes specific to many other types of nonvolatile memories.

[0010] These and other disadvantages are achieved individually or collectively by the various embodiments of the present invention. For example, one embodiment of the present invention is a programmable read only memory cell useful in a memory array having select and access lines. The memory cell comprises a MOS field effect transistor having a gate, a gate dielectric underlying the gate, and first and second doped semiconductor regions underlying both the gate dielectric and the gate in a spaced apart relationship to define a channel region therebetween; a MOS data storage element having a conductive structure, an ultra-thin dielectric underlying the conductive structure, and a first doped semiconductor region underlying both the ultra-thin dielectric and the conductive structure, the first doped semiconductor region of the MOS data storage element being coupled to the first doped semiconductor region of the MOS field effect transistor; a select line segment coupled to the gate of the MOS field effect transistor; a first access line segment coupled to the second doped semiconductor region of the MOS field effect transistor; and a second access line segment coupled to the conductive structure of the MOS data storage element.

[0011] Another embodiment of the present invention is a programmable read only memory cell useful in a memory array having select and access lines, the memory cell comprising a select transistor coupled in series with a data storage element between two access lines, the select transistor further having a gate coupled to one of the select lines, and the data storage element comprising an ultra-thin dielectric for physical storage of data.

[0012] Yet a further embodiment of the present invention is a method of operating a programmable read only memory array comprising a plurality of row lines, a plurality of column lines, at least one source line, and a plurality of memory cells at respective crosspoints of the row lines and column lines, each of the memory cells comprising a MOS field effect transistor coupled in series with a MOS data storage element between one of the column lines and one of the at least one source line, the MOS transistor further having a gate coupled to one of the row lines and the MOS data storage element comprising an ultra-thin dielectric for physical storage of data. The method comprises applying a first voltage to a selected one of the row lines for turning on each of MOS field effect transistor having the gate thereof coupled to the selected row line; applying a second voltage to a selected one of the column lines; and applying a third voltage to the at least one source line. The second voltage and the third voltage cause a potential difference across the ultra-thin dielectric of the memory cell coupled to the selected row line and the selected column line that is sufficient to break down the ultra-thin dielectric thereof.

Brief Description of the Drawings

[0013] FIG. 1 is a schematic circuit diagram of a portion of a memory array in accordance with the present invention.

[0014] FIG. 2 is a partial layout diagram of a portion of the memory array represented by FIG. 1.

[0015] FIG. 3 is a cross-section diagram of an integrated circuit structure for the portion of the memory array corresponding to FIG. 2.

[0016] FIG. 4 is a cross-section diagram of a variation of the integrated circuit structure of FIG. 3.

[0017] FIG. 5 is a schematic circuit diagram of a portion of another type of memory array in accordance with the present invention.

[0018] FIG. 6 is a partial layout diagram of a portion of the memory array represented by FIG. 5.

[0019] FIG. 7 is a cross-section diagram of an integrated circuit structure for the portion of the memory array corresponding to FIG. 6.

[0020] FIG. 8 is a table of voltages.

[0021] FIG. 9 is a table of voltages.

[0022] FIG. 10 is a table of voltages.

[0023] FIG. 11 is a cross-section diagram of an experimental setup.

[0024] FIG. 12 is a graph showing the effect of a constant voltage stress on an ultra-thin gate oxide

[0025] FIG. 13 is a graph showing various stages in the current-voltage characteristics of an ultra-thin gate oxide as degradation proceeds.

[0026] FIG. 14 is a graph showing time-to-breakdown at 63% distribution vs. gate voltage in a semi-log scale measured on *n*-channel field effect transistors (inversion) for various oxide thickness.

[0027] FIG. 15 is a graph showing the current-voltage characteristics of *n* type devices measured after the detection of successive breakdown events.

[0028] FIG. 16 is a block schematic diagram of a semiconductor memory.

Detailed Description

[0029] A semiconductor memory cell having a data storage element constructed around an ultra-thin dielectric, such as a gate oxide, is used to store information by stressing the ultra-thin dielectric into breakdown (soft or hard breakdown) to set the leakage current level of the memory cell. The memory cell is read by sensing the current drawn by the cell. A suitable ultra-thin dielectric is, for example, high quality gate oxide of about 50 Å thickness or less, as is commonly available from presently available advanced CMOS logic processes, for example. Such oxides are commonly formed by deposition, by oxide growth from a silicon active region, or by some combination thereof. Other suitable dielectrics include oxide-nitride-oxide composites, compound oxides, and so forth.

[0030] In the following description, numerous specific details are provided to provide a thorough understanding of embodiments of the invention. One skilled in the relevant art will recognize, however, that the invention can be practiced without one or more of the specific details, or with other methods, components, materials, etc. In other instances, well-known structures, materials, or operations are not shown or described in detail to avoid obscuring aspects of the invention.

[0031] Reference throughout this specification to “one embodiment” or “an embodiment” means that a particular feature, structure, or characteristic described in connection with the embodiment is included in at least one embodiment of the present invention. Thus, the appearances of the phrases “in one embodiment” or “in an embodiment” in various places throughout this specification are not necessarily all referring to the same embodiment. Furthermore, the particular features, structures, or characteristics may be combined in any suitable manner in one or more embodiments.

[0032] An example of an arbitrary 4 by 4 portion of a memory array 100 that includes several such memory cells is shown in the schematic diagram of FIG. 1. FIG. 1 shows 16 memory cells, each of which includes a MOS transistor and a MOS half-transistor. The memory cell at, for example, the crosspoint of the first row R_1 and the first column C_1 includes an n -channel MOS transistor 115 having its gate connected to the row line R_1 , its source connected to a source line S_1 , and its drain connected to one terminal of a MOS half-transistor 111.

[0033] The MOS transistor 115 is also referred to herein as a select transistor and is used to “select” a particular memory cell for programming or reading. As will be seen below, during the programming step, a large voltage is applied to the select transistor and MOS half-transistor 111 to break down the gate oxide of the MOS half-transistor 111. However, it is undesirable to break down the gate oxide of the select transistor. Therefore, the gate oxide of the select transistor may be made, in some alternative embodiments, to have a thicker gate oxide than that of the MOS half-transistor 111. Additionally or in the alternative, the select transistor may be replaced by an I/O device that is more resistant to break down.

[0034] The gate of the MOS half-transistor 111 is connected to the column line C_1 . The other memory cells shown in FIG. 1 are formed from half-transistor-transistor pairs 112 and 116, 113 and 117, 114 and 118, 125 and 121, 126 and 122, 127 and 123, 128 and 124, 131 and 135, 132 and 136, 133 and 137, 134 and 138, 145 and 141, 146 and 142, 147 and 143, and 148 and 144.

[0035] A MOS half-transistor functions as follows. During programming or read, a positive voltage (for a p -type active region) is applied to the gate, which is one terminal of the capacitor. The gate acts as one plate of the capacitor and also causes an n -type inversion layer to form under the gate. The inversion layer acts as the other plate of the capacitor, and together with the source/drain region forms the second terminal of the capacitor.

[0036] The use of half-transistor type data storage elements in the array 100 of FIG. 1 is advantageous because the half-transistors can be fabricated using many conventional MOS and CMOS processes without adding any mask steps to them. However, other types of ultra-thin dielectric data storage elements may be used if desired. For example, a capacitor type data storage element advantageously may be programmed in either direction and has less resistance when the ultra-thin dielectric is stressed, but may require an additional masking step in some processes. Half-transistor type data storage elements are shown in cross-section in FIG. 3, while capacitor type data storage elements are shown in cross-section in FIG. 4.

[0037] Although only a 4 by 4 portion of the memory array 100 is shown, in practice such memory arrays contain on the order of about one gigabit of memory cells when fabricated using, for example, an advanced 0.13 μm CMOS logic process, and even larger memories will be realized as CMOS logic processes improve further. The memory 100 in practice is organized

into bytes and pages and redundant rows (not shown), which may be done in any desired manner. Many suitable memory organizations are well known in the art.

[0038] FIG. 2 shows a partial layout diagram 200 for a portion of the memory array 100, and FIG. 3 presents a cross-section of an illustrative MOS integrated circuit 300 showing the principal structure aspects thereof corresponding to the paired memory cells formed by transistor-half transistor pairs 115 and 111 and 121 and 125 in accordance with the layout diagram of FIG. 2. The layout diagram of FIG. 2 is suitable for an advanced CMOS logic process, for example. The term "MOS" literally means metal-oxide-silicon. Although the letter "M" stands for a "metal" gate structure and the letter "O" stands for oxide, the term MOS is commonly understood to pertain to any gate material, including doped polysilicon and other good conductors, as well as to various different types of gate dielectrics not limited to silicon dioxide, and the term is so used herein. For example, the dielectric may be any type of dielectric, such as an oxide or nitride, which undergoes a hard or soft breakdown upon the application of a voltage for a period of time. In one embodiment, a thermally grown gate silicon oxide of about 50 angstroms thick is used.

[0039] The memory array 100 preferably is laid out in a grid in which the column lines such as C_1 and C_2 are orthogonal to the row lines such as R_1 , R_2 , R_3 and R_4 as well as the diffused source lines. An active region mask, containing pattern 213 (FIG. 2), is used to form oxide isolation structures, which include oxide trenches 302 and 314 (FIG. 3), and to define the active regions such as 313 (FIG. 3), which will contain the various transistors, half-transistors, and diffused source lines of the memory array. The MOS half-transistor 111 and the MOS transistor 115 at the crosspoint of the row line R_1 and the column line C_1 and the MOS half-transistor 125 and the MOS transistor 121 at the crosspoint of the row line R_2 and the column line C_1 are formed in the p well active region 313 in the following manner.

[0040] An ultra-thin gate oxide layer 312 is formed followed by a deposition and doping of polysilicon, which is patterned using a gate mask containing patterns such as 211, 214, 221 and 224 for the gates 311 and 301 of half-transistor 111, 125 (as well as the gates (not shown) of half-transistors 112 and 126 and other half-transistors), and patterns such as R_1 and R_2 for the row lines R_1 and R_2 , which also serve as gates for the select transistors 115, 121, 116 and 122 (as well as other select transistors). The various source and drain regions are formed by negative lightly doped drain ("NLDD") process steps (implants, spacers, and n^+ source/drain implants),

creating the n^+ regions 306, 308 and 310. The region 308 is also part of a diffused source line. A contact mask including patterns 210, 215, 220 and 225 (FIG. 2) is used to form contact vias to the gates 301 and 311 (FIG. 3) and other gates (not shown). A metal mask includes dashed patterns labeled C_1 and C_2 (FIG. 2) for forming column lines such as C_1 and C_2 , which are orthogonal to the polysilicon row lines such as R_1 , R_2 , R_3 and R_4 as well as the diffused source lines. The other transistor-half transistor pairs in the memory 100 are simultaneously formed in an identical manner.

[0041] FIG. 4 shows a cross-section of an illustrative MOS integrated circuit 400 showing the principal structural aspects thereof. The cross-section 400 is similar to the cross section 300 of FIG. 3 except that the half transistors 125 and 111 of FIG. 3 are replaced by another type of ultra-thin dielectric data storage element, namely capacitors 425 and 411. The capacitor 411 at the crosspoint of the row line R_1 and the column line C_1 is formed from the polysilicon gate 311, which is contacted by a metal contact defined by pattern 210, and which overlies the gate oxide 312 and a deeply diffused n^+ region 410. Similarly, the MOS capacitor 425 at the crosspoint of the row line R_2 and the column line C_1 is formed from the polysilicon gate 301, which is contacted by a metal contact defined by the pattern 215, and which overlies the gate oxide 312 and a deeply diffused n^+ region 406.

[0042] The n^+ regions 406 and 410 allow the capacitors 425 and 411 to have very low resistance conductive states relative to the half-transistor 125 and 111 of FIG. 3, which rely on the setting up of an inversion layer to conduct current. Another advantage of the capacitors 425 and 411 is that they can be programmed by flowing current in either direction. A disadvantage of the capacitors 406 and 410 is that they generally require the modification of commercially available processes by the addition of a mask step and/or implantation steps. For example, suitable techniques for forming the n^+ regions 406 and 410 include the use of buried n^+ implants prior to the gate polysilicon deposition, or by side implant diffusion after the polysilicon deposition and etch. While the n^+ regions 406 and 410 are shown to be more deeply diffused than the doped regions 306 and 310 with which they are integrated, the depth of the diffusion may be varied as desired.

[0043] A variation of the memory array 100 is the memory array 500 shown in FIG. 5, which shows an arbitrary 4 by 4 portion of a larger memory array of memory cells, each of which includes a MOS transistor and a MOS half-transistor. The memory cell at, for example,

the crosspoint of the first row R_1 and the first column C_1 , includes an n -channel MOS transistor 515 having its gate connected to the row line R_1 , its drain connected to the first column C_1 , and its source connected to one terminal of a MOS half-transistor 511. The gate terminal of the MOS half-transistor 511 is connected to a source line S_1 . The other memory cells shown in FIG. 1 are formed from similar half transistor-transistor pairs 512 and 516, 513 and 517, 514 and 518, 521 and 525, 522 and 526, 523 and 527, 524 and 528, 531 and 535, 532 and 536, 533 and 537, 534 and 538, 541 and 545, 542 and 546, 543 and 547, and 544 and 548.

[0044] As in the case of the memory array of FIG. 1, MOS capacitors may be used instead of MOS half-transistors in the memory array of FIG. 5.

[0045] FIG. 6 shows a partial layout diagram 600 for a portion of the memory array 500, and FIG. 7 presents a cross-section of an illustrative MOS integrated circuit 700 showing the principal structure aspects thereof corresponding to the paired memory cells formed by transistor-half transistor pairs 515 and 511, and 525 and 521 in accordance with the layout diagram of FIG. 5. The layout diagram of FIG. 6 is suitable for an advanced CMOS logic process, for example. The memory array 500 preferably is laid out in a grid in which the column lines such as C_1 and C_2 are orthogonal to the row lines such as R_1 , R_2 , R_3 and R_4 as well as source lines such as S_1 . An n^+ diffusion and active region mask containing patterns 612, 614, 622 and 624 (FIG. 6) is used to form oxide isolation structures, which include oxide trench 704 (FIG. 7), and to define the active regions such as 710 (FIG. 7), which will contain the various transistors and half-transistors of the memory array. The MOS half-transistor 511 and the MOS transistor 515 at the crosspoint of the row line R_1 and the column line C_1 and the MOS half-transistor 521 and the MOS transistor 525 at the crosspoint of the row line R_2 and the column line C_1 are formed in the p well active region 710 in the following manner. An ultra-thin gate oxide layer 702 is formed followed by a deposition and doping of polysilicon, which is patterned using a gate mask containing patterns such as R_1 , S_1 and R_2 which serve as gates for the select transistors 515, 525, 516 and 526 and for the half-transistors 511, 521, 512 and 522. The various source and drain regions are formed by negative lightly doped drain ("NLDD") process steps (implants, spacers, and n^+ source/drain implants), creating the n^+ regions 712, 714, 716 and 718 (FIG. 7). A contact mask including patterns 610, 616, 620 and 626 (FIG. 6) is used to form contact vias to the drains 712 and 718 (FIG. 7) as well as to other drains (not shown). A metal mask includes dashed patterns labeled C_1 and C_2 (FIG. 6) for forming column lines such as C_1 and C_2 , which are orthogonal to the polysilicon row lines such as R_1 , R_2 , R_3 and R_4 as well as the

polysilicon source lines such as S_1 . The other transistor-half-transistor pairs in the memory 500 are simultaneously formed in an identical manner.

[0046] The operation of the memory array 100 is now explained with reference to the illustrative voltages shown in FIG. 8. It will be appreciated that the voltages are illustrative, and that different voltages are likely to be used in different applications or when different process technologies are used. During programming, the various memory cells in the memory array 100 are exposed to one of four possible voltage combinations, which are shown on lines 801, 802, 803 and 804 of FIG. 8. Read voltages are shown on lines 805, 806, 807 and 808.

[0047] Assume that the selected row and column ("SR/SC") is R_1 and C_1 , which is intended to program the memory cell formed by transistor 115 and half-transistor 111. As shown on line 801, the voltage on the row line R_1 is 2.5 volts and the voltage on the source line S_1 is 0 volts, which is sufficient to turn on the transistor 115 and bring the drain of transistor 115 to zero volts. The voltage on the column line C_1 is 7.0 volts, which causes a potential difference of 7 volts across the half-transistor 111. The gate oxide 212 in the half-transistor 111 is designed to break down at this potential difference, which programs the memory cell. When the half-transistor 111 breaks down, the resulting conductive path has sufficient resistivity to prevent the gate oxide 212 of the transistor 115 from becoming degraded or breaking down. As one example, in some devices, the channel resistance of the transistor 115 is on the order of about 10 K Ω while the resistance of the broken down oxide is on the order of greater than about 100 K Ω .

[0048] With R_1 and C_1 being the selected row and column, consider the impact on the memory cell formed by transistor 116 and half-transistor 112, which is at the crosspoint of a selected row and unselected column ("SR/UC"). As shown on line 802, the voltage on the row line R_1 is 2.5 volts and the voltage on the source line S_1 is 0 volts, which is sufficient to turn on the transistor 116 and bring the drain of transistor 115 to zero volts. However, the voltage on the column line C_2 is 0 volts, which causes a potential difference of 0 volts across the half-transistor 112. The memory cell does not program.

[0049] With R_1 and C_1 being the selected row and column, consider the impact on the memory cell formed by transistor 121 and half-transistor 125, which is at the crosspoint of an unselected row and a selected column ("UR/SC"). As shown on line 803, the voltage on the row line R_2 is 0 volts and the voltage on the source line S_1 is 0 volts, so that the transistor 121 does

not turn on and the node between the drain of the transistor 121 and the half-transistor 125 floats. The voltage on the column line C_1 is 7.0 volts, which causes a potential difference of less than about 4 volts across the half-transistor 125. The memory cell does not program, and the potential difference of less than about 4 volts without any current flow is not sufficient to damage or degrade the gate oxide in either the half-transistor 125 or the transistor 121.

[0050] With R_1 and C_1 being the selected row and column, consider the impact on the memory cell formed by transistor 122 and half-transistor 126, which is at the crosspoint of an unselected row and an unselected column ("UR/UC"). As shown on line 804, the voltage on the row line R_2 is 0 volts and the voltage on the source line S_1 is 0 volts, so that the transistor 122 does not turn on. The voltage on the column line C_2 also is 0 volts, so that no potential difference develops across the half-transistor 126. The memory cell does not program.

[0051] The memory array 100 is read in the following manner. A read select voltage of 2.5 volts is placed on the selected row ("SR") and a read column select voltage of 1.5 volts is placed on the selected column ("SC"). All other rows, which are unselected rows ("UR"), and all other columns, which are unselected columns ("UC"), are set at 0 volts. Assume that R_1 and C_1 are the selected row and column ("SR/SC") and that the memory cell formed by the transistor 115 and the half-transistor 111 is programmed. As shown on line 805, 2.5 volts (a read select voltage) are applied via row line R_1 to the gate of the transistor 115 and 0 volts are applied to the source via the source line S_1 , causing current to be drawn from the column line C_1 , which is at 1.5 volts, to indicate that the memory cell is programmed. If the memory cell is not programmed, no current would flow to indicate that the memory cell is not programmed.

[0052] No current is drawn by memory cells at crosspoints having either an unselected row or an unselected column. As shown on line 806 for the case of a selected row line and an unselected column line, 2.5 volts are applied to the gate of the transistor in the memory cell, but as 0 volts are present on the column line, no current flows. As shown on line 807 for the case of an unselected row line and a selected column line, 0 volts are applied to the gate of the transistor in the memory cell. Although 1.5 volts are present on the column line, no current flows because the transistor remains off. As shown on line 808 for the case of an unselected row line and an unselected column line, 0 volts are applied to the gate of the transistor in the memory cell and 0 volts are present on the column line, so no current flows.

[0053] The operation of the memory array 500 is now explained with reference to the voltages shown in FIGS. 9 and 10. These voltages are illustrative, and different voltages are likely to be used in different applications or when different process technologies are used. It will also be appreciated that while the voltages listed in the tables of FIGS. 8, 9 and 10 are different, the principle behind the various voltages is the same and is suggestive of the breadth of useful voltages.

[0054] Consider first the illustrative programming voltages listed in the table of FIG. 9. These voltages are appropriate where the half-transistor contains an ultra-thin gate oxide but the select transistors are input/output type devices having a gate oxide thickness greater than 50Å. During programming, the various memory cells in the memory array 500 are exposed to one of four possible voltage combinations, which are shown on lines 901, 902, 903 and 904 of FIG. 9. Common to all voltage combinations is the value of the source line S_1 voltage, which is 0 volts.

[0055] Assume that the selected row and column ("SR/SC") is R_1 and C_1 , which is intended to program the memory cell formed by transistor 515 and half-transistor 511. As shown on line 901, the voltage on the row line R_1 is 7.0 volts and the voltage on the column line C_1 is 7.0 volts, which places 7.0 volts on the gate and drain and is sufficient to turn on the transistor 515. The source of transistor 515 is brought to 7.0 volts less a slight voltage drop across the transistor 515, which causes a potential difference of 6.6 volts across the half-transistor 511. The gate oxide 712 in the half-transistor 511 is designed to break down at this potential difference, which programs the memory cell. When the half-transistor 511 breaks down, the resulting conductive path has sufficient resistivity to prevent the gate oxide 712 of the transistor 515 from becoming degraded or breaking down.

[0056] With R_1 and C_1 being the selected row and column, consider the impact on the memory cell formed by transistor 516 and half-transistor 512, which is at the crosspoint of a selected row and an unselected column ("SR/UC"). As shown on line 902, the voltage on the row line R_1 is 7.0 volts and the voltage on the column line C_1 is 0 volts, which places 7.0 volts on the gate and is sufficient to turn on the transistor 516 and bring the source of transistor 516 to about the voltage on the column line C_2 , which is zero volts. Since the potential difference across the half-transistor 512 is about 0 volts, the memory cell does not program.

[0057] With R_1 and C_1 being the selected row and column, consider the impact on the memory cell formed by transistor 525 and half-transistor 521, which is at the crosspoint of an unselected row and a selected column ("UR/SC"). As shown on line 903, the voltage on the row line R_2 is 0 volts and the voltage on the column line C_1 is 7.0 volts, which places 0 volts on the gate and 7.0 volts on the drain. The transistor 525 does not turn on, although the 7.0 voltage difference between the potential on the drain and the potential on the source line S_1 approximately divides between the transistor 525 and the half-transistor 125 and causes less than 4 volts to appear across the oxide of the half-transistor 521. The memory cell does not program, and the potential difference of less than about 4 volts without any current flow is not sufficient to damage or degrade the gate oxide in either the half-transistor 521 or the transistor 525.

[0058] With R_1 and C_1 being the selected row and column, consider the impact on the memory cell formed by transistor 526 and half-transistor 522, which is at the crosspoint of an unselected row and an unselected column ("UR/UC"). As shown on line 904, the voltage on the row line R_2 is 0 volts and the voltage on the drain line C_2 is 0 volts, so that the transistor 526 does not turn on. The voltage on the source line S_1 also is 0 volts, so that no potential difference develops across the half-transistor 522. The memory cell does not program.

[0059] Consider next the illustrative programming voltages listed in the table of FIG. 10. These voltages are appropriate where both the half-transistors and the select transistors contain an ultra-thin gate oxide. During programming, the various memory cells in the memory array 500 are exposed to one of four possible voltage combinations, which are shown on lines 1001, 1002, 1003 and 1004 of FIG. 10. Common to all voltage combinations is the value of the source line S_1 voltage, which is minus 4.5 volts.

[0060] Assume that the selected row and column ("SR/SC") is R_1 and C_1 , which is intended to program the memory cell formed by transistor 515 and half-transistor 511. As shown on line 1001, the voltage on the row line R_1 is 2.5 volts and the voltage on the column line C_1 is 2.5 volts, which places 2.5 volts on the gate and drain and is sufficient to turn on the transistor 515. The source of transistor 515 is brought to 2.5 volts less a slight voltage drop across the transistor 515, which causes a potential difference of 6.6 volts across the half-transistor 511. The gate oxide 712 in the half-transistor 511 is designed to break down at this potential difference, which programs the memory cell. When the half-transistor 511 breaks down, the resulting

conductive path has sufficient resistivity to prevent the gate oxide of the transistor 515 from becoming degraded or breaking down.

[0061] With R_1 and C_1 being the selected row and column, consider the impact on the memory cell formed by transistor 516 and half-transistor 512, which is at the crosspoint of a selected row and an unselected column ("SR/UC"). As shown on line 1002, the voltage on the row line R_1 is 2.5 volts and the voltage on the column line C_1 is 0 volts, which places 2.5 volts on the gate and is sufficient to turn on the transistor 516 and bring the source of transistor 516 to about the voltage on the column line C_2 , which is zero volts. Since the potential difference across the half-transistor 512 is about 4.0 volts, the memory cell does not program.

[0062] With R_1 and C_1 being the selected row and column, consider the impact on the memory cell formed by transistor 525 and half-transistor 521, which is at the crosspoint of an unselected row and a selected column ("UR/SC"). As shown on line 1003, the voltage on the row line R_2 is 0 volts and the voltage on the column line C_1 is 2.5 volts, which places 0 volts on the gate and 2.5 volts on the drain. The transistor 525 does not turn on, although the 6.5 volt difference between the potential on the drain and the potential on the source line S_1 approximately divides between the transistor 525 and the half-transistor 125 and causes less than about 4 volts to appear across the oxide of the half-transistor 521. The memory cell does not program, and the potential difference of less than about 4 volts without any current flow is not sufficient to damage or degrade the gate oxide in either the half-transistor 521 or the transistor 525.

[0063] With R_1 and C_1 being the selected row and column, consider the impact on the memory cell formed by transistor 526 and half-transistor 522, which is at the crosspoint of an unselected row and an unselected column ("UR/UC"). As shown on line 1004, the voltage on the row line R_2 is 0 volts and the voltage on the drain line C_2 is 0 volts, so that the transistor 526 does not turn on. Since the voltage on the source line S_1 is minus 4.5 volts, the potential difference that develop across the half-transistor 522 is less than about 4 volts. The memory cell does not program, and the potential difference of less than about 4 volts without any current flow is not sufficient to damage or degrade the gate oxide in either the half-transistor 522 or the transistor 526.

[0064] Regardless of whether the programming voltages of the table of FIG. 9 or the table of FIG. 10 are used, the memory array 500 is read in the following manner. A read select voltage of 2.5 volts is placed on the selected row ("SR") and a read column select voltage of 1.5 volts is placed on the selected column ("SC"). All other rows, which are unselected rows ("UR"), and all other columns, which are unselected columns ("UC"), are set at 0 volts. Assume that R_1 and C_1 are the selected row and column ("SR/SC") and that the memory cell formed by the transistor 515 and the half-transistor 511 is programmed. As shown on lines 905 and 1005, 2.5 volts (a read select voltage) are applied via row line R_1 to the gate of the transistor 515 and 1.5 volts are applied to the drain via the column line C_1 , causing current to be drawn from the column line C_1 to indicate that the memory cell is programmed. If the memory cell is not programmed, no current would flow to indicate that the memory cell is not programmed.

[0065] No current is drawn by memory cells at crosspoints having either an unselected row or an unselected column. As shown on lines 906 and 1006 for the case of a selected row line and an unselected column line, 2.5 volts are applied to the gate of the transistor in the memory cell, but as 0 volts are present on the column line, no current flows. As shown on lines 907 and 1007 for the case of an unselected row line and a selected column line, 0 volts are applied to the gate of the transistor in the memory cell. Although 1.5 volts are present on the column line, no current flows because the transistor remains off. As shown on lines 908 and 1008 for the case of an unselected row line and an unselected column line, 0 volts are applied to the gate of the transistor in the memory cell and 0 volts are present on the column line, so no current flows.

[0066] Various studies of oxide breakdown, which were performed in contexts different than the memory cells shown in the arrays 100 (FIG. 1) and 500 (FIG. 5), indicate suitable voltage levels for breaking down ultra-thin gate oxides and establishing that the breakdown is controllable. When an ultra-thin gate oxide is exposed to voltage-induced stress, breakdown in the gate oxide occurs. Although the actual mechanisms leading to the intrinsic breakdown of gate oxide are not well understood, the breakdown process is a progressive process passing through a soft breakdown ("SBD") stage followed by a hard breakdown ("HBD") stage. One cause of breakdown is believed to be oxide defect sites. These may act alone to cause breakdown, or may trap charges and thereby cause high local fields and currents and a positive feedback condition that leads to thermal runaway. Improved fabrication processes resulting in fewer oxide defects are reducing the occurrence of this type of breakdown. Another cause of

breakdown is believed to be electron and hole trapping at various sites, even in defect-free oxide, which also leads to thermal runaway.

[0067] Rasras et al. performed a carrier separation experiment which demonstrated that, under positive gate bias, impact ionization of the electrons in the substrate is the dominant source of the substrate hole current. Mahmoud Rasras, Ingrid De Wolf, Guido Groeseneken, Robin Degraeve, Herman e. Maes, Substrate Hole Current Origin after Oxide Breakdown, IEDM 00-537, 2000. A constant voltage stress experiment was performed on ultra-thin oxide in an arrangement in which channel inversion was involved, and established that both SBD and HBD may be used for storing data, and that a desired degree of SBD or HBD may be obtained by controlling the time over which the gate oxide storage element is stressed. FIG. 11 shows a schematic cross-sectional representation of the experimental setup. The effect of the constant voltage stress on the ultra-thin gate oxide is shown in the graph of FIG. 12, in which the x-axis is time in seconds and the y-axis is current in amperes expressed logarithmically. FIG. 12 shows the gate and substrate hole current measured before and after soft and hard breakdown under constant voltage stress. For roughly 12.5 seconds, the total current is substantially constant and dominated by an electron current as measured by I_g . The leakage is believed to be due to Fowler-Nordheim ("FN") tunneling and stress-induced leakage current ("SILC"). At about 12.5 seconds, a large jump in the measured substrate hole current is observed, which signals the onset of a soft breakdown ("SBD"). The total current remains substantially constant at this new level, albeit with some fluctuation in the substrate current, from about 12.5 seconds to about 19 seconds. At about 19 seconds, large jumps in both the electron current and the substrate hole current signal the onset of hard breakdown ("HBD"). FIG. 10 shows that a desired degree of SBD or HBD may be obtained by controlling the time over which the gate oxide storage element is stressed.

[0068] Sune et al. studied post SBD conduction in ultra-thin silicon dioxide films. Jordi Sune, Enrique Miranda, Post Soft Breakdown conduction in SiO₂ Gate Oxides, IEDM 00-533, 2000. Various stages in the current-voltage ("I-V") characteristics of an ultra-thin gate oxide as degradation proceeds are shown in FIG. 13, in which the x-axis is voltage in volts and the y-axis is current in amperes expressed logarithmically. FIG. 13 shows that a broad range of voltages may be used to program the gate oxide storage element, and that either SBD or HBD may be used to store information in the gate oxide storage element. Several post breakdown I-V characteristics are also included that show the evolution from SBD to HBD. The amount of the

leakage current resulting at SBD and HBD as well as at the intermediate situations between these two extremes is roughly linearly dependent on the magnitude of the voltage in a range of about 2.5 volts to 6 volts.

[0069] Wu et al. studied the voltage dependency of voltage acceleration for ultra-thin oxides. E.Y. Wu et al., Voltage-Dependent Voltage-Acceleration of Oxide Breakdown for Ultra-Thin Oxides, IEDM 00-541, 2000. FIG. 14 is a graph of time-to-breakdown at 63% distribution vs. gate voltage in a semi-log scale measured *n* channel FETs (inversion) for oxide thickness varying from 2.3 nm to 5.0 nm. The distributions are in general agreement and are linear, further indicating that the process is controllable.

[0070] Miranda et al. measured the I-V characteristics of *n*MOSFET devices having an oxide thickness of 3 nm and an area of $6.4 \times 10^{-5} \text{ cm}^2$ after the detection of successive breakdown events. Miranda et al., "Analytic Modeling of Leakage Current Through Multiple Breakdown Paths in SiO₂ Films", IEEE 39th Annual International Reliability Physics Symposium, Orlando, FL, 2001, pp 367-379. FIG. 15 shows the results corresponding to the linear regime in which "N" is the number of conducting channels. The results are quite linear, indicating that the path is essentially resistive.

[0071] The memory array 100 shown in FIG. 1 is in practice part of a memory integrated circuit that includes many other well-known elements such as sense amplifiers, pull-up circuits, word line amplifiers, sense amplifiers, decoders, voltage multipliers, and so forth. An illustrative memory 1600 is shown in FIG. 16, and includes control logic 1602, an address latch 1604, a high voltage pump 1606, a Y decoder 1608, an X decoder 1610, an input/output buffer 1612, a sense amplifier 1614, and a memory cell array 1616, which may be like the memory array 100 or the memory array 500. The high voltage pump 1606 is useful in some arrangements such as shown in the tables of FIGS. 8 and 9 requiring a high programming voltage such as 7.0 volts. The high voltage is furnished to the lines as required; in FIG. 16 the high voltage is required at the column or Y lines only, such as required by the arrangement indicated by the table of FIG. 8. As these elements and their use in conjunction with memory arrays whose operational parameters are clearly defined are otherwise well known in the art, they are not described further herein. It will be appreciated that memory 1600 is only illustrative as many other techniques for addressing a memory array, for transferring data into and out of a memory array, for supplying

the various operating voltages required by the memory array, and so forth may be used as desired.

[0072] The memory incorporating the memory array 100 preferably is manufactured using any advanced process that makes n type gated devices, p type gated devices, or both types of devices, and can achieve a gate dielectric that is sufficiently thin to be stressed to SBD or HBD in a practical time using a voltage that is less than the junction voltage or the available thickest oxide breakdown voltage. Advanced CMOS logic processes are quite suitable, and are described in the literature; *see, e.g.*, United States Patent No. 5,700,729, issued December 23, 1997 to Lee et al. Processing services using such processes are available from various manufacturers, including Taiwan Semiconductor Manufacturing Company, Ltd. ("TSMC") of Hsinchu, Taiwan, and San Jose, California; United Microelectronics Corporation ("UMC") of Hsinchu, Taiwan, and Chartered Semiconductor Ltd. of Singapore and San Jose, California. However, any of a great many different MOS processes of different lithography may be used, including but not limited to 0.25 μm , 0.18 μm , 0.15 μm , and 0.13 μm which are commonly available at present, and lithography of 0.10 μm and better which are likely to be commonly available in the future.

[0073] All of the various MOS transistors, MOS half-transistors, and MOS capacitors used in the various memory cells described herein in most cases are normal low voltage logic transistors having, for example, an ultra-thin gate oxide thickness on the order of 50Å for a 0.25 μm process, or on the order of 20Å for a 0.13 μm process. The voltage across such an ultra-thin gate oxide can be temporarily during programming much higher than V_{CC} , which typically is 2.5 volts for an integrated circuit fabricated with a 0.25 μm process, and 1.2 volts for an integrated circuit fabricated with a 0.13 μm process. Such ultra-thin oxides typically can stand up to as much as 4 or 5 volts without significant degradation on the transistor performance. In the event that voltages are used in the memory array that expose the cell select transistors to more than about 4 volts, which is the case for the voltages shown in the table of FIG. 9, the cell select transistors preferably are fabricated with a thicker gate oxide while the half-transistors or capacitors are fabricated with the ultra-thin gate oxide. Many CMOS logic processes provide for the formation of both an ultra-thin gate oxide and a thicker oxide for input/output ("I/O") purposes, the thicker oxide being, for example, about 70Å for an integrated circuit fabricated for a 3.3 volt I/O, and about 50Å for an integrated circuit fabricated for a 2.5 volt I/O.

[0074] The description of the invention and its applications as set forth herein is illustrative and is not intended to limit the scope of the invention. Variations and modifications of the embodiments disclosed herein are possible, and practical alternatives to and equivalents of the various elements of the embodiments are known to those of ordinary skill in the art. For example, the various voltages set forth in the various examples are only illustrative, since one has some discretion as to the precise voltage to select within a range of voltages, and the voltages are in any event dependent on the device characteristics. The terms row line, column line, and source line have been used to describe types of lines commonly used in memories, but some memories may alternatives thereto. Generally speaking, row lines may be considered to be a specific type of select line, and column and source lines may be considered to be specific types of access lines. These and other variations and modifications of the embodiments disclosed herein may be made without departing from the scope and spirit of the invention.

1. A programmable read only memory cell useful in a memory array having select and access lines, the memory cell comprising:

a MOS field effect transistor having a gate, a gate dielectric underlying the gate, and first and second doped semiconductor regions underlying both the gate dielectric and the gate in a spaced apart relationship to define a channel region therebetween;

a MOS data storage element having a conductive structure, an ultra-thin dielectric underlying the conductive structure, and a first doped semiconductor region underlying both the ultra-thin dielectric and the conductive structure, the first doped semiconductor region of the MOS data storage element being coupled to the first doped semiconductor region of the MOS field effect transistor;

a select line segment coupled to the gate of the MOS field effect transistor;

a first access line segment coupled to the second doped semiconductor region of the MOS field effect transistor; and

a second access line segment coupled to the conductive structure of the MOS data storage element.

2. The memory cell of Claim 1 wherein each of the MOS data storage elements comprises an inversion-enabled region underlying both the ultra-thin dielectric and the conductive structure and adjacent to the first doped region of the MOS data storage element.

3. The memory cell of Claim 1 wherein each of the MOS data storage elements comprises a second doped region underlying both the ultra-thin dielectric and the conductive structure and integrated with the first doped region of the MOS data storage element.

4. The memory cell of Claim 1 wherein the gate dielectric of the MOS field effect transistors and the ultra-thin dielectric of the MOS data storage elements are formed from a common layer of ultra-thin gate oxide.

5. The memory cell of Claim 1 wherein the gate dielectric of the MOS field effect transistors is thicker than the ultra-thin dielectric of the MOS data storage elements.
6. A programmable read only memory cell useful in a memory array having select and access lines, the memory cell comprising a select transistor coupled in series with a data storage element between two access lines, the select transistor further having a gate coupled to one of the select lines, and the data storage element comprising an ultra-thin dielectric for physical storage of data.
7. A non-volatile memory cell comprising a select transistor coupled in series with a data storage element, the data storage element comprising a conductive structure, an ultra-thin dielectric underlying said conductive for physical storage of data, and a first doped semiconductor region underlying both the ultra-thin dielectric and the conductive structure, said select transistor having a gate that is controllable to address said memory cell.
8. The memory cell of Claim 7 wherein the data storage element is a MOS half-transistor.
9. The memory cell of Claim 7 wherein the data storage element is a MOS capacitor.
10. The memory cell of Claim 7 wherein said ultra-thin dielectric is a gate oxide.
11. The memory cell of Claim 10 wherein said gate oxide is less than 50 angstroms thick.
12. The memory cell of Claim 10 wherein said memory cell is programmed by breaking down said gate oxide by applying a voltage between said conductive structure and said first doped semiconductor region.
13. The memory cell of Claim 12 wherein said memory cell is read by sensing a current through said data storage element during application of a voltage between said conductive structure and said first doped semiconductor region.
14. A MOS data storage element having a conductive structure, an ultra-thin dielectric underlying the conductive structure, and a first doped semiconductor region underlying both the ultra-thin dielectric and the conductive structure, said storage element being programmed by

breaking down said ultra-thin dielectric and said storage element lead by sensing a current through said storage element.

15. The memory cell of Claim 14 wherein said ultra-thin dielectric is a gate oxide.
16. The memory cell of Claim 15 wherein said gate oxide is less than 50 angstroms thick.




FIG. 1




FIG. 2




FIGURE 3




FIGURE 4




FIG. 5




FIG. 6




FIGURE 7

OPERATION	R/C SELECT STATUS	V ROW	V COLUMN	V SOURCE	V OXIDE	RESULT
PROGRAM	SR/SC	2.5	7.0	0	7.0	PROGRAM
	SR/UC	2.5	0	0	0	NO CHANGE
	UR/SC	0	7.0	0	< 4	NO CHANGE
	UR/UC	0	0	0	0	NO CHANGE
READ	SR/SC	2.5	1.5	0		CURRENT SENSED
	SR/UC	2.5	0	0		NO CURRENT
	UR/SC	0	1.5	0		NO CURRENT
	UR/UC	0	0	0		NO CURRENT

801 →

802 →

803 →

804 →

805 →

806 →

807 →

808 →

FIG. 8

OPERATION	R/C SELECT STATUS	V ROW	V COLUMN	V SOURCE	V OXIDE	RESULT
PROGRAM	SR/SC	7.0	7.0	0	6.6	PROGRAM
	SR/UC	7.0	0	0	0	NO CHANGE
	UR/SC	0	7.0	0	< 4.0	NO CHANGE
	UR/UC	0	0	0	0	NO CHANGE
READ	SR/SC	2.5	1.5	0		CURRENT SENSED
	SR/UC	2.5	0	0		NO CURRENT
	UR/SC	0	1.5	0		NO CURRENT
	UR/UC	0	0	0		NO CURRENT

901 →

902 →

903 →

904 →

905 →

906 →

907 →

908 →

FIG. 9

	OPERATION	R/C SELECT STATUS	V ROW	V COLUMN	V SOURCE	V OXIDE	RESULT
1001→	PROGRAM	SR/SC	2.5	2.5	-4.5	6.6	PROGRAM
1002→		SR/UC	2.5	0	-4.5	4.0	NO CHANGE
1003→		UR/SC	0	2.5	-4.5	< 4.0	NO CHANGE
1004→		UR/UC	0	0	-4.5	< 4.0	NO CHANGE
1005→	READ	SR/SC	2.5	1.5	0		CURRENT SENSED
1006→		SR/UC	2.5	0	0		NO CURRENT
1007→		UR/SC	0	1.5	0		NO CURRENT
1008→		UR/UC	0	0	0		NO CURRENT

FIG. 10




FIGURE 11




FIGURE 12




FIGURE 13




FIGURE 14




FIGURE 15




FIG. 16




FIGURE 18

INTERNATIONAL SEARCH REPORT

International application No.

PCT/US02/29507

A. CLASSIFICATION OF SUBJECT MATTER

IPC(7) :G11C 11/15

US CL :365/173, 174

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

U.S. : 365/173, 174

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched
NONE

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

NONE

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	US 4,599,705 A (HOLMBERG et al.) 08 July 1986 (08.07.1986). See columns 3-8 and figures 1-6.	1-16
A	US 4,677,742 A (JOHNSON) 07 July 1987 (07.07.1987), see entire document and fig. 1.	1-16

 Further documents are listed in the continuation of Box C.
 See patent family annex.

* Special categories of cited documents:	"T"
"A" document defining the general state of the art which is not considered to be of particular relevance	later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
"E" earlier document published on or after the international filing date	"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
"O" document referring to an oral disclosure, use, exhibition or other means	"&" document member of the same patent family
"P" document published prior to the international filing date but later than the priority date claimed	

Date of the actual completion of the international search

12 JANUARY 2003

Date of mailing of the international search report

29 JAN 2003

Name and mailing address of the ISA/US
Commissioner of Patents and Trademarks
Box PCT
Washington, D.C. 20231

Facsimile No. (703) 305-3230

Authorized officer

HIEN NGUYEN

Telephone No. (703) 308-4888