

(51) International Patent Classification:
H01L 21/4763 (2006.01) *H01L 23/52* (2006.01)(21) International Application Number:
PCT/US2009/066734(22) International Filing Date:
4 December 2009 (04.12.2009)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
12/328,853 5 December 2008 (05.12.2008) US

(71) Applicant (for all designated States except US): BAE SYSTEMS INFORMATION AND ELECTRONIC SYSTEMS INTEGRATION INC. [US/US]; PO Box 868, NHQ1-719, Nashua, NH 03061-0868 (US).

(72) Inventors; and

(75) Inventors/Applicants (for US only): HILL, Craig M. [US/US]; 7100 Lakeview Drive, Warrenton, VA 20187 (US). POMERENE, Andrew T. [US/US]; 18291 Mullfield Village Terrace, Leesburg, VA 20176 (US). CAROTHERS, Daniel N. [US/US]; 11149 N. Eagle Crest Drive, Oro Valley, AZ 85737 (US). CONWAY, Timothy J. [US/US]; 6701 Lucas Point Loop, Gainesville, VA 20155 (US). VU, Vu A. [US/US]; 7517 Campalger Ave., Falls Church, VA 22042 (US).

(74) Agent: LONG, Daniel J.; BAE Systems Information and Electronic, Systems Integration Inc., PO Box 868, NHQ1-719, Nashua, NH 03061-0868 (US).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

— with international search report (Art. 21(3))

(54) Title: MULTI-THICKNESS SEMICONDUCTOR WITH FULLY DEPLETED DEVICES AND PHOTONIC INTEGRATION




Fig. 1

(57) Abstract: A method for semiconductor device fabrication includes thinning a region of a semiconductor wafer upon which the device is to be formed, subsequently forming on the thick region one or more photonic and/or partially depleted electronic devices, and forming on the thin region one or more fully depleted electronic devices. An isolation area may be formed between the thin region and the thick region.

MULTI-THICKNESS SEMICONDUCTOR WITH FULLY DEPLETED DEVICES AND PHOTONIC INTEGRATION

Inventors:
Craig M. Hill
Andrew T. Pomerene
Daniel N. Carothers
Timothy J. Conway
Vu A. Vu

RELATED APPLICATIONS

[0001] This application is related to U.S. Application No. 12/201,807, filed August 29, 2008, and titled "Two-Step Hardmask Fabrication Methodology for Silicon Waveguides" which is herein incorporated by reference in its entirety.

FIELD OF THE INVENTION

[0002] The invention relates to semiconductors, and more particularly, to a methodology for fabricating semiconductors including structures and devices of varying thickness.

BACKGROUND OF THE INVENTION

[0003] There are number of waveguide structures that can be used to realize an optical waveguide in silicon, such as ridge and channel waveguides. In such structures, light is typically guided in a high refractive index material (typically referred to as the waveguide core) that is surrounded by a lower index material (typically referred to as the waveguide cladding).

[0004] A channel waveguide is usually formed by depositing a high refractive index core material on a low refractive index bottom cladding material. Excess of the high refractive index material to either side of the channel is removed down to the underlying oxide using standard lithography processing (i.e., mask and etch). Once the channel is

formed, a low refractive index upper cladding is deposited around the channel. The mismatch in refractive index between the core and the cladding effectively operates to contain radiation within the channel of the waveguide.

[0005] A ridge waveguide is a variation on the channel waveguide, wherein the high refractive index core material is only partially etched back to the underlying oxide, leaving a so-called slab to either side of the ridge. This lowers the in-plane refractive index contrast, which generally decreases scattering loss. In some applications, both ridge and channel type waveguide structures are used.

[0006] Currently, semiconductors including both CMOS circuitry and silicon waveguides are fabricated so that the CMOS circuitry and waveguides essentially have the same silicon thickness. Such conventional techniques are associated with a number of disadvantages, including that they do not allow for fully depleted SOI devices. Nor do they allow for the ability to modify waveguide thickness independently of the CMOS devices.

[0007] What is needed, therefore, are techniques that facilitate the fabrication of silicon-based circuitry including CMOS and waveguide structures. In a more general sense, there is a need for more efficient techniques for fabricating semiconductors including structures and devices of varying thickness.

SUMMARY OF THE INVENTION

[0008] One embodiment of the present invention provides a semiconductor device. The device includes a semiconductor wafer defining a thin region and a thick region. The device further includes one or more photonic devices and/or partially depleted electronic devices formed on the thick region, and one or more fully depleted electronic devices formed on the thin region. The device may further include an isolation area

formed between the thin region and the thick region. The wafer may be, for example, a silicon-on-insulator (SOI) wafer having epitaxial silicon on a thick buried oxide. The partially depleted electronic devices may be, for example, partially depleted CMOS devices, and photonic devices may be, for example, waveguides and/or ring modulators. Note, however, that any number or combination of thin region devices and thick region devices can be used.

[0009] Another embodiment of the present invention is a method for fabricating a semiconductor device. The method includes thinning a region of a semiconductor wafer upon which the device is to be formed, thereby defining a thin region and a thick region of the wafer. The method continues with forming on the thick region one or more photonic devices and/or partially depleted electronic devices, and forming on the thin region one or more fully depleted electronic devices. The method may further include forming an isolation area between the thin region and the thick region. The wafer may be, for example, a silicon-on-insulator (SOI) wafer having epitaxial silicon on a thick buried oxide. In some cases, thinning a region of a semiconductor wafer includes the use of thermal oxidation. The method may include the preliminary steps of depositing onto the wafer a two-layer hardmask including a bottom layer of oxide and a top layer of nitride, and then depositing resist over the thick region, thereby leaving the two-layer mask over the thin region exposed. Here, the method further includes etching the wafer to remove the exposed two-layer hardmask over the thin region. In one such specific example case, thinning a region of a semiconductor wafer includes implanting oxygen into an epitaxial silicon layer of the wafer, cleaning the wafer, and then annealing to convert the implanted oxygen regions into oxide. In another such specific example case, thinning a region of a semiconductor wafer includes partially dry etching an epitaxial silicon layer of the wafer, cleaning the wafer,

and then carrying out a thermal oxidation process to consume damaged epitaxial silicon resulting from the partial dry etching. In another such specific example case, thinning a region of a semiconductor wafer includes cleaning the wafer, and carrying out a thermal oxidation growth process to consume underlying epitaxial silicon of the wafer. In any such cases, once the epitaxial silicon of the wafer is thinned, the method may further include stripping the two-layer hardmask (including any remaining resist on that two-layer hardmask). In some cases, forming on the thick region and forming on the thin region includes depositing onto the wafer a two-layer hardmask including a bottom layer of oxide and a top layer of nitride, selectively depositing resist on a hardmask area over the thick region (thereby providing an initial pattern for photonics and/or any electronics in the thick region), and selectively depositing resist on a hardmask area over the thin region (thereby providing a pattern for fully depleted electronics in the thin region). Here, forming on the thick region and forming on the thin region may further include performing an initial etch to remove unmasked portions of the hardmask nitride and epitaxial silicon of the wafer, and stripping the selectively deposited resist. In such cases, the initial etch associated with the thick region is partial in that a portion of unmasked epitaxial silicon remains after the initial etch, and the initial etch associated with the thin region is a full etch in that all unmasked epitaxial silicon in the thin region is removed thereby exposing a buried oxide layer of the wafer. In some such specific cases, forming on the thick region and forming on the thin region may further include selectively depositing resist over the thick region including the portion of unmasked epitaxial silicon remaining after the initial etch (thereby providing a pattern for a slab for photonics in the thick region), performing a remainder of the initial etch to remove unmasked portions of the remaining epitaxial silicon of the thick region, thereby defining a slab for photonics, and then stripping the resist deposited

over the thick and thin regions. In one such specific case, forming on the thick region and forming on the thin region further include performing liner oxidation so that remaining epitaxial silicon is provided with an oxide layer. In another such specific case, forming on the thick region further includes carrying out a slab implant process. In another such specific case, forming on the thick region and forming on the thin region further include performing an oxide fill process to fill one or more shallow trench isolation regions, patterning an oxide thinning mask (thereby protecting the thick region and exposing the thin region), and then performing an oxide etch to remove a bulk of oxide above the thin region and any unprotected isolation region. Here, forming on the thick region and forming on the thin region may further include performing a chemical mechanical polish (CMP) process so as to polish all oxide down to the underlying top layer of nitride, and then removing remaining nitride. In one such case, forming on the thick region and forming on the thin region further include performing CMOS processing, such as sacrificial oxide growth, body implants, gate oxide growth, polysilicon gate deposition and patterning, dielectric spacer deposition and etch back, and/or source / drain implants.

[0010] The features and advantages described herein are not all-inclusive and, in particular, many additional features and advantages will be apparent to one of ordinary skill in the art in view of the drawings, specification, and claims. Moreover, it should be noted that the language used in the specification has been principally selected for readability and instructional purposes, and not to limit the scope of the inventive subject matter.

BRIEF DESCRIPTION OF THE DRAWINGS

[0011] Figures 1-14 show a series of cross-sectional side-views that illustrate a method for fabricating a semiconductor having structures and devices of varying

thickness, as well as the resulting semiconductor itself, in accordance with an embodiment of the present invention. Note that the figures are not drawn to scale; rather, they are drawn to facilitate explanation. Details such as layer thicknesses and actual section or feature locations will be apparent from the corresponding detailed description.

DETAILED DESCRIPTION OF THE INVENTION

[0012] Techniques are disclosed that facilitate the fabrication of semiconductors including structures and devices of varying thickness. For instance, the techniques can be used to fabricate silicon circuitry that includes fully depleted silicon-on-insulator (SOI) devices (e.g., around 500Å Si thickness), photonic waveguides (e.g., around 2300Å Si thickness), and/or ring modulators (e.g., which may have slab thickness values around 500 to 800Å). Likewise, the techniques can be used to fabricate silicon-based circuitry that includes both channel and ridge waveguide structures. Semiconductor circuitry fabricated with materials other than silicon (e.g., gallium arsenide, indium phosphate, and quartz, sapphire) can equally benefit from the techniques, and numerous circuit configurations will be apparent in light of this disclosure. The techniques are not intended to be limited to particular semiconductor materials or specific types of circuitry/structures; rather, any semiconductor materials that can be configured with circuitry/structures of varying thickness may benefit.

General Overview

[0013] As previously explained, semiconductors including both CMOS circuitry and silicon waveguides are currently fabricated so that the CMOS circuitry and waveguides essentially have the same silicon thickness. Such conventional techniques are associated with a number of disadvantages, including that they do not allow for fully

depleted SOI devices. Nor do they allow for the ability to modify waveguide thickness independently of the CMOS devices.

[0014] One embodiment of the present invention provides a method for fabricating SOI CMOS devices and silicon high index contrast (HIC) silicon waveguides and photonic devices on the same substrate, where at least one of the CMOS devices has a silicon thickness that is significantly thinner than the silicon thickness for the silicon waveguides. In some specific such embodiments, the method may be used for integration of fully depleted CMOS devices with silicon HIC waveguides having channel and ridge type configurations.

[0015] The method may employ a substrate having epitaxial silicon on buried oxide, although other suitable substrate materials and configurations can be used, as will be apparent in light of this disclosure. The method of this example embodiment generally includes thinning the silicon in the fully depleted CMOS region before beginning the patterning and formation of the silicon waveguides, and before creating isolation regions in the fully depleted CMOS regions. The silicon in the fully depleted CMOS region can be thinned, for instance, by completing pad oxidation, pad nitride deposition, photolithography to block (protect) the photonic regions, and patterning a nitride/oxide stack (also referred to as pad oxide and pad nitride layers, or collectively as a two-layer hardmask) to expose the silicon regions to be thinned.

[0016] Once the nitride/oxide stack is patterned as desired, one option is to implant oxygen into the silicon using the resist/nitride/oxide stack as a mask, and then strip the resist (note that resist can be stripped before or after implant process), wafer clean, and anneal to form oxide in the implanted regions. A second option is to dry etch the silicon to a desired depth, strip the resist (note that resist can be stripped before or after dry etch process), and complete a short oxidation to remove dry etch damage. A third

option is to strip the resist, wafer clean, and then complete a thermal oxide growth to consume underlying silicon.

[0017] With any of these options, the next step of this example embodiment is to strip the nitride and oxide layers (or what remains thereof), which can be done, for example, using hot phosphoric acid and hydrofluoric acid, respectively. At this point, the waveguides can be formed while simultaneously patterning the thinned silicon region. One example process that can be used in forming waveguide structures including channel and ridge configurations is described in the previously incorporated U.S. Application No. 12/201,807. Any waveguide slab regions may be implanted as needed. The trenches or spaces between silicon regions can then be filled, for example, with an oxide. In such cases, the resulting oxide layer is then planarized.

[0018] Note that the planarization is different than typically associated with standard CMOS processing, because of the extra oxide layer over the thinned silicon regions. At this point, a mask and dry etch can be used to thin the oxide over the thinned silicon regions, which reduces the polish load in the thinned silicon regions. The oxide can be planarized, for instance, using chemical mechanical polish (CMP) with the pad nitride as a polish stop. The nitride can be removed using hot phosphoric acid, and then the device is ready for integration into standard CMOS processing (e.g., sacrificial oxidation, body implants, and poly gate formation).

[0019] The silicon regions that are not thinned may be used, for example, for partially depleted CMOS devices (e.g., transistors) and/or photonic devices (e.g., modulators, ridge, and/or channel waveguides), thereby allowing for photonics devices to be integrated with fully depleted and partially depleted SOI on the same wafer. In addition, the method can be used to remove or bury residuals in transition regions between fully depleted CMOS and photonics regions. Thus, disclosed techniques

provide both a semiconductor device that includes a wafer defining both a thin region and a thick region (thereby enabling a combination of diverse thickness circuitries/structures), as well as methodologies for making same.

Fabrication Methodology

[0020] Figures 1-14 show a series of cross-sectional side-views that illustrate a method for fabricating a semiconductor having structures and devices of varying thickness, in accordance with an embodiment of the present invention. In addition, the resulting semiconductor device according to one example embodiment is provided. Each of the figures will now be referred to in turn.

[0021] Figure 1 shows a SOI wafer having epitaxial silicon on a thick buried oxide (or other suitable insulator material layer). A two-layer hardmask of oxide (pad oxide) and nitride (pad nitride) is deposited onto the SOI wafer. As can be further seen, the device being constructed has a number of sections, including a thin CMOS active area, an isolation area, a ring modulator or thick CMOS active area, and a waveguide or thick CMOS area. Resist is deposited over the device's region designated for photonics or thick CMOS, while the region designated for fully depleted CMOS is left unprotected to allow for thinning of the epitaxial silicon.

[0022] In other embodiments, a grown film of amorphous-silicon, polysilicon or nanosilicon can be used in place of the SOI wafer. In general, growing on the flattest possible surface, with the highest quality underlying oxide, is beneficial. In some embodiments, a high density plasma, chemical vapor deposited (HDP-CVD) silicon dioxide is employed for this purpose. The HDP-CVD approach provides a high degree of control over the uniformity of the oxide cladding. The underlying substrate below the insulator and silicon layers can be, for example, silicon, although other suitable substrate materials can be used, such as gallium arsenide, indium phosphate, and

quartz, sapphire, depending on the materials being deposited and giving consideration to factors such as thermal coefficients of expansion.

[0023] In this example embodiment, the buried oxide is about 3 micrometers thick and can be, for example, silicon dioxide. The layer of epitaxial silicon is about 2500 angstroms thick, prior to any thinning. The pad oxide layer of the hardmask is about 90 angstroms and the nitride pad layer is about 1190 angstroms. In some embodiments, the pad oxide layer of the hardmask is the same material as the buried oxide (e.g., silicon dioxide). The resist deposited over the region for photonics or thick CMOS is about 3000 angstroms. These layer thicknesses are not intended to limit the present invention, and are only provided as an example embodiment. Numerous other configurations and layer thickness schemes will be apparent in light of this disclosure.

[0024] Deposition of the hardmask onto the epitaxial silicon in this example case involves the deposition of an oxide/nitride hardmask, wherein a bottom layer of oxide is deposited followed by a top layer of nitride. The two-layer hardmask allows integration within a CMP based process. In more detail, and in accordance with one particular embodiment, a top nitride layer acts as the hardmask and polish stop layer for CMP. The bottom oxide layer acts as a stop for a subsequent removal of the top nitride layer, thereby preserving circuit (e.g., CMOS and waveguide structures) qualities not only across the wafer, but from wafer to wafer.

[0025] Figure 2 shows patterning of the two-layer hardmask, where portions of the hardmask not covered by resist are removed. The hardmask patterning can be carried out, for example, using standard photolithography techniques, thereby protecting (with resist) the region for photonics / thick CMOS and exposing the region designated fully depleted CMOS (or other circuitry/structure that requires a thinned region). A dry etch can be used to remove the pad nitride and pad oxide in the exposed region.

[0026] Thinning of the epitaxial silicon at the region for fully depleted CMOS can be carried out in a number of ways using thermal oxidation. Figures 3a, 3b, and 3c illustrate three example such techniques that can be used. The first option of Figure 3a comprises implanting oxygen into the epitaxial silicon layer. In such a case, the resist (shown in Figure 1), as well as the pad nitride and pad oxide of the two layer hardmask can be used as an implant mask, to protect the region for photonics and/or thick CMOS from the implantation process. The resist is then stripped, and a wafer clean is performed (e.g., Huang clean). Then, an annealing process is carried out to convert the implanted oxygen regions into oxide. Generally, the annealing is carried out at a temperature and duration sufficient to convert the implanted oxygen regions into silicon dioxide. The annealing can be carried out, for example, at a temperature in the range of about 600°C to about 1,500°C for a duration in the range of about 1 minute to about 8 hours. Variations on the implant mask will be apparent in light of this disclosure. For instance, in some embodiments, the resist used to pattern the hardmask can be removed, and only the two-layer hardmask is used as the implant mask (i.e., strip resist, implant oxygen, clean, and anneal). Furthermore, note that resist used for the implant mask can be the same as the resist used to pattern the hardmask. Alternatively, a separate resist can be used for each of the hardmask patterning and implant mask steps, if so desired.

[0027] The second option of Figure 3b comprises partially dry etching the epitaxial silicon, stripping the resist, and then performing a wafer clean (e.g., Huang clean). A suitable variation here comprises stripping the resist, partially dry etching the epitaxial silicon (using the two layer oxide-nitride stack as a hardmask), and then performing a wafer clean (e.g., Huang clean). Then, a thermal oxidation process is carried out to consume the damaged epitaxial silicon (resulting from the dry etch process). This option requires a very uniform silicon etch rate across the wafer as well as from wafer

to wafer. The third option of Figure 3c comprises stripping the resist and performing a wafer clean (e.g., Huang clean). Then, a thermal oxidation growth process is carried out to consume the underlying epitaxial silicon. This option avoids the need for a uniform silicon etch rate across the wafer as well as from wafer to wafer.

[0028] Once the epitaxial silicon is thinned in the region for the fully depleted CMOS, the method continues as shown in Figure 4. Here, the pad nitride is stripped off (e.g., using a hot phosphoric dip). Similarly, all oxide can be removed (e.g., using a hydrofluoric acid). As can be seen, the resulting structure includes a thinned region of silicon for fully depleted CMOS, and a thicker region of silicon for photonics and/or partially depleted CMOS.

[0029] The method continues as shown in Figure 5, wherein a new two-layer hardmask is deposited as explained before using pad oxidation (for lower oxide layer) and pad nitride deposition (for upper nitride layer). The thicknesses for each of the oxide and nitride layers as well as the specific materials themselves can be, for example, the same as the previous hardmask. The initial pattern for the waveguides and any active areas for thick CMOS region is then applied to the two-layer hardmask, where photoresist (resist) is applied to areas that are to be preserved. As is known, an "active area" is a semiconductor term which defines the areas where electronic components (e.g., MOSFETs or other such gate-level components and modulators, salicide structures, etc) will be located. This standard electronics layer is combined into the photonics layer, and both layers are processed as one in an efficient manner that avoids etching non-uniformities associated with conventional techniques. Note that in other embodiments, two masks could be used to define the electronics (e.g., CMOS) and photonics (e.g., channel and ridge waveguides) separately. Further note that a resist mask could be used over the step region if so desired, but this may likely

cause subsequent particle issues. Other such variations will be apparent in light of this disclosure.

[0030] The method continues as shown in Figure 6, wherein an initial etch is performed on the patterned hardmask to remove unmasked pad nitride and pad oxide layers, as well as portions of the epitaxial silicon layer. The amount removed of the epitaxial silicon layer depends on the region being etched. In more detail, this initial etch is a partial etch of the silicon region for photonics and thick CMOS, and leaves a prescribed amount of silicon on top of the buried oxide, so that the remaining epitaxial silicon can be used for the slab region of forthcoming modulators. As can be seen, the hardmask remains on top of the waveguide structures (which in this example embodiment happen to include a channel waveguide, and a ridge waveguide included in the ring modulator), and acts as an etch mask again during subsequent etching steps (e.g., waveguide slab mask etch). In contrast, this initial etch is a full etch of the thinner silicon region for fully depleted CMOS, where the etch of that region reaches the buried oxide layer. At point A shown in Figure 6, note that there may be silicon undercut due to relatively long overetch. In addition, at point B, note that there may be an nitride/oxide rail at the transition point (step region), depending on etch selectivity. Once this initial etch of both the thin region (full etch) and thick region (partial etch) is completed, the resist is then stripped.

[0031] The method continues as shown in Figure 7, where the region for photonics (or thick CMOS) is patterned to have slabs (for the ring modulator), and body contacts (for partially depleted CMOS). The resist is deposited as shown. Note that point C can also be protected with resist, or point C can be left exposed for more nitride/oxide/silicon etching if necessary. The method continues as shown in Figure 8, where the second part of the initial etch (discussed with reference to Figure 6) is

performed to completely pattern the epitaxial silicon in the region for photonic and thick CMOS. The resist is then stripped. Note the resulting slab portions of the ring modulator. Again, at point B there may be a nitride/oxide rail at the transition point (step region), depending on etch selectivity. Standard photolithography (including suitable resist materials) can be used for the slab patterning and etching depicted in Figures 7 and 8.

[0032] The method continues as shown in Figure 9, where a wafer clean (e.g., Huang clean) is performed. Alternatively, this clean step may be replaced with a resist mask and hydrofluoric acid dip to undercut the pad oxide in CMOS regions. Undercutting the pad oxide leads to increased rounding (larger radius curve) at the top corners of active areas, which can be seen after subsequent oxidations. Typically for CMOS, the increased rounding is desired. A resist mask may be used to block the hydrofluoric acid exposure to photonic devices, if desired. Then, liner oxidation is carried out so that the remaining epitaxial silicon is provided with an oxide layer as shown. Liner oxidation minimizes dry etch damage on the top and sides of CMOS active areas and the sides of the waveguides. The liner oxide can be, for example, the same as the pad oxide and/or buried oxide. In addition, any desired slab implants (e.g. for ring modulator) can be completed using a photolithography (e.g., resist and etch), implant, and resist strip sequence. Again, at point B, there may be a nitride/oxide rail at the transition point (step region proximate the isolation region), depending on etch selectivity.

[0033] The method continues as shown in Figure 10, where an oxide fill process is performed (i.e., the shallow trench isolation regions are filled). The oxide used for the fill can be, for example, the same as the pad oxide and/or buried oxide. In one particular embodiment, an HDP-CVD oxide is used for the oxide fill process. The

patterning of the oxide thinning mask can be carried out, for example, as previously discussed with reference to Figure 1, using standard photolithography techniques, thereby protecting (with resist) the region for photonics / thick CMOS and exposing the region designated fully depleted CMOS (or other circuitry/structure that requires a thinned region). Note that the dimensions of the oxide thinning mask (i.e., resist) can be varied to modify the transition region as desired. At point D, note that the transition region can be left exposed or protected with resist, depending on desired attributes of transition region.

[0034] As can be seen with reference to Figure 11, the method continues with an oxide etch (e.g., dry etch) to remove the bulk of oxide above the fully depleted CMOS active region and any unprotected isolation region. This etch process can be used to reduce polish load on the CMOS side. The method continues with stripping the resist. In other embodiments, note that the oxide etch could be eliminated by substituting a selective CMP process. In such case, a CMP dish-out process may be used to thin the oxide in the fully depleted CMOS regions. Whether etching or polishing is used depends on factors such as desired polish load or etch load, CMP and/or dish-out capability, desired processing time, etc.

[0035] As can be seen with reference to Figure 12, the method continues with a chemical mechanical polish (CMP) process, so as to polish all oxide down to the underlying pad nitride. Note the dish-out technique discussed in the previous section actually polishes down to the pad nitride, so the methodology can be implemented with either dry etch + CMP or simply CMP with intentional dishing. The pad nitride is resistant to the CMP action, and can therefore be used as a polish stop. The method continues as shown in Figure 13, with removing the remaining pad nitride using, for example, a hot phosphoric dip or other suitable nitride removal scheme. As can be seen

with reference to Figure 14, the method may continue with integration into standard CMOS processing, which may include, for example, sacrificial oxide growth, body implants, gate oxide (dielectric) growth, polysilicon gate deposition and patterning, dielectric spacer deposition and etch back, and source / drain implants. Thus, and in accordance with one example embodiment, and starting at the pad nitride strip, standard CMOS processing may be used to form fully and partially depleted CMOS FETs.

Multi-thickness Semiconductor

[0036] Figure 14 shows one example of a multi-thickness semiconductor configured in accordance with an embodiment of the present invention. As can be seen, the semiconductor includes a fully depleted FET (left side of figure in the region for fully depleted CMOS), where the thinned silicon structure is used as the active area of a fully depleted FET. Both N and P-channel FETs may be made. The transistors are made by completing the required body implants into the thinned silicon region, forming a gate dielectric, depositing and patterning a gate conductor material, and completing the required source/drain implants. Additionally, spacers may be used to offset any implants as desired. Similar processing may be used to form partially depleted devices, if so desired. For instance, the channel and ridge waveguide configurations at the right of the semiconductor device of Figure 14 can be replaced with partially depleted CMOS FETs, thereby providing a multi-thickness semiconductor having both fully and partially depleted devices.

[0037] The difference between fully and partially depleted devices is that for fully depleted devices, the silicon active regions are so thin that the source / drain doped regions encompass the full silicon thickness, whereas for partially depleted devices the silicon active regions are sufficiently thick that the source / drain doped regions do not extend to the bottom of the silicon active region. Thus, fully depleted devices only

have lateral source / drain p-n junctions, whereas partially depleted devices also have vertical p-n junctions at the bottom of the source / drain regions. Partially depleted FETs may be produced by starting with silicon blocks built in the same way as the channel waveguides as discussed herein, as well as the previously incorporated U.S. Application No. 12/201,807.

[0038] Thus, the techniques described herein can be used to integrate, for example, channel waveguides, ridge waveguides, partially depleted CMOS FETs, and fully depleted CMOS FETs. As will be appreciated in light of this disclosure, the process may also encompass integration with other photonic and electronic devices, such as ring modulators and photodetectors. Likewise, semiconductor materials other than silicon can be used, such as germanium, gallium arsenide, etc.

[0039] The foregoing description of the embodiments of the invention has been presented for the purposes of illustration and description. It is not intended to be exhaustive or to limit the invention to the precise form disclosed. Many modifications and variations are possible in light of this disclosure. It is intended that the scope of the invention be limited not by this detailed description, but rather by the claims appended hereto.

CLAIMS

What is claimed is:

- 1 1. A method for fabricating a semiconductor device, comprising:
2 thinning a region of a semiconductor wafer upon which the device is to be formed,
3 thereby defining a thin region and a thick region of the wafer;
4 forming on the thick region one or more photonic devices and/or partially depleted
5 electronic devices; and
6 forming on the thin region one or more fully depleted electronic devices.
- 1 2. The method of claim 1 further comprising:
2 forming an isolation area between the thin region and the thick region.
- 1 3. The method of claim 1 wherein the wafer is a silicon-on-insulator (SOI)
2 wafer having epitaxial silicon on a thick buried oxide.
- 1 4. The method of claim 1 wherein thinning a region of a semiconductor wafer
2 includes the use of thermal oxidation.
- 1 5. The method of claim 1 further comprising the preliminary steps of:
2 depositing onto the wafer a two-layer hardmask including a bottom layer of oxide
3 and a top layer of nitride;
4 depositing resist over the thick region, thereby leaving the two-layer mask over the
5 thin region exposed; and
6 etching the wafer to remove the exposed two-layer hardmask over the thin region.
- 1 6. The method of claim 5 wherein thinning a region of a semiconductor wafer
2 comprises:
3 implanting oxygen into an epitaxial silicon layer of the wafer;
4 cleaning the wafer; and
5 annealing to convert the implanted oxygen regions into oxide.

1 7. The method of claim 5 wherein thinning a region of a semiconductor wafer
2 comprises:

3 partially dry etching an epitaxial silicon layer of the wafer;
4 cleaning the wafer; and
5 carrying out a thermal oxidation process to consume damaged epitaxial silicon
6 resulting from the partial dry etching.

1 8. The method of claim 5 wherein thinning a region of a semiconductor wafer
2 comprises:

3 cleaning the wafer; and
4 carrying out a thermal oxidation growth process to consume underlying epitaxial
5 silicon of the wafer.

1 9. The method of claim 5 wherein once the epitaxial silicon of the wafer is
2 thinned, the method further comprises:

3 stripping the two-layer hardmask.

1 10. The method of claim 1 wherein forming on the thick region and forming on
2 the thin region comprise:

3 depositing onto the wafer a two-layer hardmask including a bottom layer of oxide
4 and a top layer of nitride;

5 selectively depositing resist on a hardmask area over the thick region, thereby
6 providing an initial pattern for photonics and/or any electronics in the thick
7 region; and

8 selectively depositing resist on a hardmask area over the thin region, thereby
9 providing a pattern for fully depleted electronics in the thin region.

1 11. The method of claim 10 wherein forming on the thick region and forming
2 on the thin region further comprise:

3 performing an initial etch to remove unmasked portions of the hardmask nitride and
4 epitaxial silicon of the wafer; and

5 stripping the selectively deposited resist;
6 wherein the initial etch associated with the thick region is partial in that a portion of
7 unmasked epitaxial silicon remains after the initial etch; and
8 wherein the initial etch associated with the thin region is a full etch in that all
9 unmasked epitaxial silicon in the thin region is removed thereby exposing a
10 buried oxide layer of the wafer.

1 12. The method of claim 11 wherein forming on the thick region and forming
2 on the thin region further comprise:

3 selectively depositing resist over the thick region including the portion of
4 unmasked epitaxial silicon remaining after the initial etch, thereby
5 providing a pattern for a slab for photonics in the thick region;
6 performing a remainder of the initial etch to remove unmasked portions of the
7 remaining epitaxial silicon of the thick region, thereby defining a slab for
8 photonics; and
9 stripping the resist deposited over the thick and thin regions.

1 13. The method of claim 12 wherein forming on the thick region and forming
2 on the thin region further comprise:

3 performing liner oxidation so that remaining epitaxial silicon is provided with an
4 oxide layer.

1 14. The method of claim 12 wherein forming on the thick region further
2 comprises:

3 carrying out a slab implant process.

1 15. The method of claim 12 wherein forming on the thick region and forming
2 on the thin region further comprise:

3 performing an oxide fill process to fill one or more shallow trench isolation
4 regions;

5 patterning an oxide thinning mask, thereby protecting the thick region and exposing
6 the thin region; and
7 performing an oxide etch to remove a bulk of oxide above the thin region and any
8 unprotected isolation region.

1 16. The method of claim 15 wherein forming on the thick region and forming
2 on the thin region further comprise:
3 performing a chemical mechanical polish (CMP) process, so as to polish all oxide
4 down to the underlying top layer of nitride; and
5 removing remaining nitride.

1 17. The method of claim 16 wherein forming on the thick region and forming
2 on the thin region further comprise:
3 performing CMOS processing, including at least one of sacrificial oxide growth,
4 body implants, gate oxide growth, polysilicon gate deposition and
5 patterning, dielectric spacer deposition and etch back, and source / drain
6 implants.

1 18. A semiconductor device, comprising:
2 a semiconductor wafer defining a thin region and a thick region;
3 one or more photonic devices and/or partially depleted electronic devices formed
4 on the thick region; and
5 one or more fully depleted electronic devices formed on the thin region.

1 19. The device of claim 18 further comprising:
2 an isolation area formed between the thin region and the thick region.

1 20. The device of claim 18 wherein the wafer is a silicon-on-insulator (SOI)
2 wafer having epitaxial silicon on a thick buried oxide.

1 21. A semiconductor device, comprising:

2 a semiconductor wafer defining a thin region and a thick region, wherein the wafer
3 is a silicon-on-insulator (SOI) wafer having epitaxial silicon on a thick
4 buried oxide;
5 one or more photonic devices and/or partially depleted CMOS devices formed on
6 the thick region;
7 one or more fully depleted CMOS devices formed on the thin region; and
8 an isolation area formed between the thin region and the thick region.




Fig. 1




Fig. 2




Fig. 3a




Fig. 3b




Fig. 3c




Fig. 4




Fig. 5





Fig. 6



١٥٠




Fig. 8




Fig. 9




Fig. 10





Fig. 11



219E




Fig. 13




Fig. 14

INTERNATIONAL SEARCH REPORT

International application No.

PCT/US 09/66734

A. CLASSIFICATION OF SUBJECT MATTER

IPC(8) - H01L 21/4763, 23/52 (2010.01)

USPC - 257/763; 257/E21.506

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC(8) - H01L 21/4763, 23/52 (2010.01)

USPC - 257/763; 257/E21.506

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

IPC(8) - H01L 21/4763, 23/52 (2010.01), USPC - 257/763; 257/E21.506, 257/205, 257/348, 257/402, 257/499, 257/618, 257/632 - keyword search, as below.

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

Google Scholar, USPTO PubWest - Search Terms: depleted, SOI, fully, partially, totally, completely, transistor, FET, etch, remove, silicon, epitaxial, substrate, wafer, chip, same, single, area, region, zone, implant, isolate, integrated, photonic, waveguide

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X - Y	US 2008/0265325 A1 (TIGELAAR) 30 October 2008 (30.10.2008) abstract, para [0001], [0012], [0022], [0023], [0034], [0024], [0028], [0027], [0029], [0031]	1, 2, 4, 5, 10, 18, 19 ----- 3, 6-9, 11-17, 20, 21
Y	US 2008/0122024 A1 (KATO) 29 May 2008 (29.05.2008) abstract, para [0025]	3, 6-9, 11-17, 20, 21
Y	US 2007/0257314 A1 (JOSHI et al.) 08 November 2007 (08.11.2007) abstract, para [0024]	6
Y	US 2004/0258348 A1 (DELIWALA) 23 December 2004 (23.12.2004) abstract, para [0118], [0119], [0404], [0246], [0357]	11-17

☐ Further documents are listed in the continuation of Box C.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

18 Feb 2010 (18.02.2010)

Date of mailing of the international search report

04 MAR 2010

Name and mailing address of the ISA/US

Mail Stop PCT, Attn: ISA/US, Commissioner for Patents
P.O. Box 1450, Alexandria, Virginia 22313-1450

Facsimile No. 571-273-3201

Authorized officer:

Lee W. Young

PCT Helpdesk: 571-272-4300
PCT OSP: 571-272-7774