(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau

(43) International Publication Date
6 April 2006 (06.04.2006)

PCT

(10) International Publication Number
WO 2006/036821 A2

(51) International Patent Classification:
G01L 21/30 (2006.01) *H01L 21/461* (2006.01)
H01L 21/306 (2006.01)

(21) International Application Number: PCT/US2005/034227

(22) International Filing Date: 23 September 2005 (23.09.2005)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
10/951,553 27 September 2004 (27.09.2004) US

(71) Applicant *(for all designated States except US)*: **LAM RESEARCH CORPORATION** [US/US]; 4650 Cushing Parkway, P1317PCT, Fremont, California 94538 (US).

(72) Inventors; and

(75) Inventors/Applicants *(for US only)*: **GUINEY, Timothy, J.** [US/US]; 17416 NE 102nd Avenue, Battle Ground, Washington 98604 (US). **ANNAPRAGADA, Rao** [IN/US]; 34268 Pinnacles Drive, Union City, California 94587 (US). **DESHMUKH, Subhash** [US/US]; 13612 NE 25th Avenue, Vancouver, Washington 98686 (US). **CHENG, Chia Cheng** [US/US]; 1458 Camino Robles Court, San Jose, California 95120 (US).

(74) Agent: **NGUYEN, Joseph, A**; PO Box 700640, San Jose, California 95170 (US).

(81) Designated States *(unless otherwise indicated, for every kind of national protection available)*: AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, LY, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SM, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(84) Designated States *(unless otherwise indicated, for every kind of regional protection available)*: ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM,

[Continued on next page]

(54) Title: METHODS AND APPARATUS FOR MONITORING A PROCESS IN A PLASMA PROCESSING SYSTEM BY MEASURING SELF-BIAS VOLTAGE



(57) Abstract: A method for in-situ monitoring a process in a plasma processing system having a plasma processing chamber is disclosed. The method includes positioning a substrate in the plasma processing chamber. The method also includes striking a plasma within the plasma processing chamber while the substrate is disposed within the plasma processing chamber. The method further includes obtaining a measured self-bias voltage that exists after the plasma is struck, the measured self-bias voltage value having a first value when the plasma is absent and at least a second value different from the first value when the plasma is present. The method also includes correlating the measured self-bias voltage value with an attribute of the process, if the measured self-bias voltage value is outside of a predefined self-bias voltage value envelope.

WO 2006/036821 A2

ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, LV, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

— *without international search report and to be republished upon receipt of that report*

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

METHODS AND APPARATUS FOR MONITORING A PROCESS IN A PLASMA PROCESSING SYSTEM BY MEASURING SELF-BIAS VOLTAGE

BACKGROUND OF THE INVENTION

[0001] The present invention relates in general to substrate manufacturing technologies and in particular to methods and apparatus for monitoring a process in a plasma processing system by measuring self-bias voltage.

[0002] In the processing of a substrate, e.g., a semiconductor substrate or a glass panel such as one used in flat panel display manufacturing, plasma is often employed. As part of the processing of a substrate for example, the substrate is divided into a plurality of dies, or rectangular areas, each of which will become an integrated circuit. The substrate is then processed in a series of steps in which materials are selectively removed (etching) and deposited (deposition) in order to form electrical components thereon.

[0003] In an exemplary plasma process, a substrate is coated with a thin film of hardened emulsion (i.e., such as a photoresist mask) prior to etching. Areas of the hardened emulsion are then selectively removed, causing components of the underlying layer to become exposed. The substrate is then placed in a plasma processing chamber on a substrate support structure comprising a mono-polar or bi-polar electrode, called a chuck or pedestal. Appropriate etchant source are then flowed into the chamber and struck to form a plasma to etch exposed areas of the substrate.

[0004] Referring now to FIG. 1, a simplified diagram of a capacitively coupled plasma processing system is shown. Generally, capacitively coupled plasma processing systems may be configured with a single or with two separate RF power sources. Source RF, generated by source RF generator 134, is commonly used to generate the plasma as well as control the plasma density via capacitively coupling. While bias RF, generated by bias RF generator 138, is commonly used to control the DC bias and the ion bombardment energy. Further coupled to source RF generator 134 and bias RF generator 138 is matching network 136, that attempts to match the impedance of the RF power sources to that of plasma 110. In addition, matching network 136 may also include a V/I probe (not shown) that can measure the voltage and impedance of a current transmitted to plasma 110, as well as the ability to modify a generated plasma frequency in order to better optimize the plasma to process conditions.

[0005] Generally, an appropriate set of gases is flowed into chamber 102 through an inlet in a top electrode 104 from gas distribution system 122. These plasma processing gases may be subsequently ionized to form a plasma 110, in order to process (e.g., etch or deposition) exposed areas of substrate 114, such as a semiconductor substrate or a glass pane, positioned with edge ring 115 on an electrostatic chuck 116, which also serves as an electrode

[0006] Commonly, a cooling system 140 is coupled to electrostatic chuck 116 in order to achieve thermal equilibrium once the plasma is ignited. The cooling system itself is usually comprised of a chiller that pumps a coolant through cavities in within the chuck, and helium gas pumped by pump 111 between the chuck and the substrate (e.g., backside He Flow). In addition to removing the generated heat, the helium gas also allows the cooling system to rapidly control heat dissipation. That is, increasing helium pressure subsequently also increases the heat transfer rate. Most plasma processing systems are also controlled by sophisticated computers comprising operating software programs. In a typical operating environment, manufacturing process parameters (e.g., voltage, gas flow mix, gas flow rate, pressure, etc.) are generally configured for a particular plasma processing system and a specific recipe.

[0007] In a common substrate manufacturing method, known as dual damascene, dielectric layers are electrically connected by a conductive plug filling a via hole. Generally, an opening is formed in a dielectric layer, usually lined with a TaN or TiN barrier, and then subsequently filled with a conductive material (e.g., aluminum (Al), copper (Cu), etc.) that allows electrical contact between two sets of conductive patterns. This establishes electrical contact between two active regions on the substrate, such as a source/drain region. Excess conductive material on the surface of the dielectric layer is typically removed by chemical mechanical polishing (CMP). A blanket layer of silicon nitride is then deposited to cap the copper.

[0008] However, in these and other plasma processes, it is often difficult to determine exactly when process conditions change beyond established parameters. In particular, as device dimensions shrink and more advanced low k materials are used, the requirements for substantially stable process conditions become even more stringent in order to maintain a uniform etch rate, improve yield, etc.

[0009] Contamination, in particular, tends to present a substantial problem. The degree of contamination is usually dependent on the specific plasma process (e.g., chemistry, power, and temperature) and the initial surface condition of chamber. Since fully removing deposits may be time consuming, a plasma processing system chamber is generally only substantially

cleaned when the particle contamination levels reach unacceptable levels, when the plasma processing system must be opened to replace a consumable structure (e.g., edge ring, etc.), or as part of scheduled preventive maintenance (PM).

[0010] Likewise, hardware deterioration also tends to be problematic. As plasma chamber components are exposed to the plasma, they themselves may become damaged, altering mechanical and electrical characteristics, as well as producing contaminants. In fact, the cleaning process itself may damage the components, as with the electrostatic chuck (chuck) during waferless auto clean or (WAC).

[0011] Yet, there is generally no effective way to determine if a plasma process has moved outside of established parameters in-situ, without first initially processing and then subsequently testing partially manufacturing substrates. That is, after a batch of substrates has been processed, a sample substrate is removed from the batch and tested. If the test determines that the substrate does not meet the established specification, the entire batch of substrates may need to be destroyed.

[0012] One solution may be to create a simplified empirical model of the plasma processing system in order to sufficiently capture the behavior of the tool. However, creating an empirical model may be problematic. For example, a modified non-operational plasma chamber may be analyzed in order to extract parameters for the simplified empirical. In another technique, the individual components of a plasma processing system may be individually measured using a network analyzer.

[0013] However, even a loosely correlated (and hence weakly predictive) model is difficult to obtain since repetition of the plasma process itself may effect of the electrical characteristics of plasma processing system components. The creation of simplified empirical models may only be done infrequently, and only by trained personnel.

[0014] In view of the foregoing, there are desired methods and apparatus for monitoring a process in a plasma processing system by measuring self-bias voltage.

SUMMARY OF THE INVENTION

[0015] The invention relates, in one embodiment, in a plasma processing system, to a method for in-situ monitoring a process in a plasma processing system having a plasma processing chamber. The method includes positioning a substrate in the plasma processing chamber. The method also includes striking a plasma within the plasma processing chamber

while the substrate is disposed within the plasma processing chamber. The method further includes obtaining a measured self-bias voltage that exists after the plasma is struck, the measured self-bias voltage value having a first value when the plasma is absent and at least a second value different from the first value when the plasma is present. The method also includes correlating the measured self-bias voltage value with an attribute of the process, if the measured self-bias voltage value is outside of a predefined self-bias voltage value envelope.

[0016] The invention relates, in one embodiment, in a plasma processing system, to an apparatus for in-situ monitoring a process in a plasma processing system having a plasma processing chamber. The apparatus includes a means of positioning a substrate in the plasma processing chamber. The apparatus further includes a means of striking a plasma within the plasma processing chamber while the substrate is disposed within the plasma processing chamber. The apparatus also includes a means of obtaining a measured self-bias voltage that exists after the plasma is struck, the measured self-bias voltage value having a first value when the plasma is absent and at least a second value different from the first value when the plasma is present. If the measured self-bias voltage value is outside of a predefined self-bias voltage value envelope, the apparatus further includes a means of correlating the measured self-bias voltage value with an attribute of the process.

[0017] These and other features of the present invention will be described in more detail below in the detailed description of the invention and in conjunction with the following figures.

BRIEF DESCRIPTION OF THE DRAWINGS

[0018] The present invention is illustrated by way of example, and not by way of limitation, in the figures of the accompanying drawings and in which like reference numerals refer to similar elements and in which:

[0019] FIG. 1 shows a simplified diagram of a capacitively coupled plasma processing system;

[0020] FIG. 2 shows a simplified statistical process control diagram of a set of blanket oxide etches in a particular same plasma processing system, according to one embodiment of the invention;

[0021] FIG. 3 shows the simplified diagram of FIG. 2, with the addition of the backside He flow plot, according to one embodiment of the invention;

[0022] FIG. 4 shows the simplified diagram of FIG. 2, with the addition of the measured impedance for 27 MHz at the V/I probe, according to one embodiment of the invention;

[0023] FIG. 5 shows the simplified diagram of FIG. 2, with the addition of the measured impedance for 2 MHz at the V/I probe, according to one embodiment of the invention;

[0024] FIG. 6 shows the simplified diagram of FIG. 2, with the addition of the measured frequency for 27 MHz at the V/I probe, according to one embodiment of the invention;

[0025] FIG. 7 shows the simplified diagram of FIG. 2, with the addition of the measured impedance phase angle at the V/I probe, according to one embodiment of the invention; and

[0026] FIG. 8 shows a simplified diagram of a method for the in-situ monitoring of a process, according to one embodiment of the invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

[0027] The present invention will now be described in detail with reference to a few preferred embodiments thereof as illustrated in the accompanying drawings. In the following description, numerous specific details are set forth in order to provide a thorough understanding of the present invention. It will be apparent, however, to one skilled in the art, that the present invention may be practiced without some or all of these specific details. In other instances, well known process steps and/or structures have not been described in detail in order to not unnecessarily obscure the present invention.

[0028] While not wishing to be bound by theory, it is believed by the inventor herein that a substantially easy-to-measure plasma parameter excursion can be correlated to a substantially difficult-to-measure substrate attribute excursion. Generally, an excursion represents a data point that is outside of an established statistical range or a value envelope. That is, an excursion may be a data point above a statistical upper control limit or below a statistical lower control limit. In a plasma process, any excursion that goes undetected or is not forestalled may place a significant amount of substrate material at risk.

[0029] For example, in the normal course of operation, plasma parameters are expected to remain within a particular range or value envelope (i.e., a set of impedances for each plasma frequency, a set of phase angles for each plasma frequency, a particular frequency range for each plasma frequency, a self-bias voltage, etc.). This range is often 3 standard deviations (or 3σ) of some target or base line.

[0030] Standard deviation (σ) is generally the square root of the variance. It is the most commonly used measure of spread. In general, if the mean and standard deviation of a normal distribution are known, it is possible to compute the percentile rank associated with any given score (i.e., data point, etc.). In a normal distribution, about 68% of the scores are within one standard deviation of the mean, about 95% of the scores are within two standards deviations of the mean and about 99% of the scores are within three standards deviations of the mean,

$$\sigma = \Sigma(X - \mu)^2 / N \qquad \text{(Equation 1)}$$

where X is a particular score, μ is the mean, and N is the number of scores.

[0031] However, plasma processing recipes are optimized for, and hence tend to be very sensitive to, the plasma parameters. Therefore, for a given problem in a plasma processing system, a substrate attribute excursion (i.e., improper etch rate, etc.) can be correlated to a plasma parameter excursion (i.e., impedance value greater than 3σ for a particular frequency, etc.). That is, a particular problem would also tend to cause a set of excursions in both the plasma as well as the substrate. Common plasma processing problems (and hence possible process excursions) include chamber contamination, plasma structural damage and deterioration, gas pressure leak, gas flow mixture problem, chamber temperature out of specification, bad RF cable, improperly connected cable, etc.

[0032] In one embodiment, a correlation can be determined between an excursion in the impedance of an RF power source at a particular frequency and a substrate attribute excursion (e.g., improper photoresist etch rate, etc.).

[0033] In another embodiment, a correlation can be determined between an excursion of a frequency in a frequency-tuned plasma system and a substrate attribute excursion (e.g., improper photoresist etch rate, etc.). In general, frequency-tuned plasma systems can modify a set of frequencies used to generate the plasma in order to minimize the reflected power during a process. As a result, the frequency changes as a response to the changes in plasma impedance.

[0034] In another embodiment, a correlation can be determined between an excursion in a phase angle of an RF power source at a particular frequency and a substrate attribute excursion (e.g., improper photoresist etch rate, etc.).

[0035] In another embodiment, a correlation can be determined between an excursion in a self-bias voltage and a substrate attribute excursion (e.g., improper photoresist etch rate, etc.).

[0036] Generally, an electric field must be generated just in front of the substrate (e.g., between the substrate and the plasma) which will allow plasma ions of sufficient energy to bombard the substrate. Commonly known as self-bias voltage, the greater the potential difference between it and the plasma discharge voltage, the greater the tendency of the substrate to attract plasma ions. However, since a voltage potential difference may also exist between the plasma discharge and other non-target surfaces in the plasma chamber, which may themselves divert the plasma ions from the substrate (i.e., chamber walls, upper electrode, etc.), the self-bias voltage must also have a substantially large potential difference to these surfaces. Subsequently, a problem that would tend to affect the plasma, and hence the substrate, would also tend to affect the self-bias voltage.

[0037] As previously described, plasma processing systems are often powered with some type of RF power source. Often, there is a source RF generator used to generate and control the plasma density, and a bias RF generator commonly used to control the plasma DC bias and the ion bombardment energy. These RF sources, in turn, are commonly coupled to the plasma through a matching network that attempts to match the impedance of the RF power sources to that of plasma.

[0038] In addition, matching network may also include a V/I probe that can measure voltage (V), current (I), phase angle (θ) between the voltage (V) and current (I) of the plasma, impedance (Z), delivered power, forward power, reflected power, reactive power, reflection coefficient, etc. Furthermore, the matching network may also modify a generated plasma frequency within an established range value envelope in order to better optimize the plasma to process conditions. As previously state, a plasma processing system that can modify a set of frequencies used to generate the plasma is generally referred to as a frequency-tuned plasma system.

[0039] Delivered power can generally be derived as follows:

$$\text{Power} = V \times I \times \cos(\theta) \qquad \text{(Equation 2)}$$

[0040] Impedance, a complex number, can generally be derived as:

$$Z = V_0 / I_0 = R + jX \qquad \text{(Equation 3)}$$

where V_0 is the voltage at fundamental (peak voltage), I_0 is the current at fundamental (peak current), R is the real resistance, j = sqrt(-1) (the imaginary part of a complex number), and X is the complex reactance. Complex reactance is an expression of the extent to which an electronic component, stores and releases energy as the current and voltage fluctuate with each AC cycle of the generated signal with a angular frequency denoted by ω.

[0041] ω is the angular frequency of the signals generated by the voltage sources, and can be represented in the form of:

$$\omega = 2\pi \text{ (Frequency)} \qquad \text{(Equation 4)}$$

[0042] The phase angle of the plasma impedance can be represented in the form of:

$$\text{Phase Angle } (\theta) = \tan^{-1}(X/R) \qquad \text{(Equation 5)}$$

where $R = Z \cos(\theta)$ and $X = Z \sin(\theta)$.

[0043] Referring now to FIG. 2, a simplified statistical process control diagram of a set of blanket oxide etches in a particular same plasma processing system over the course of a few weeks is shown, according to one embodiment of the invention. In general, quality in a plasma processing system refers to conformance to requirements. Conformance generally refers to the degree to which a substrate meets pre-established requirements or specifications in a recipe, such as targets, tolerances, etc.

[0044] In addition, any given plasma process may also include a degree of uncertainty, also known as variance. Generally, a decrease in variance is often directly correlated to an corresponding increase in quality. Some causes of variance are considered normal or acceptable, and do not necessarily call for action. For example, slight differences in a manufactured substrate caused by running the same process on difference plasma processing systems. That is, in an attempt to match one plasma processing system to another, variations are almost certain to occur. Other causes of variance are out of the ordinary or special. They are not an expected part of the process and hence may require some type of corrective action. That is, they exceed the boundaries of normal variation. For example, moisture in a plasma chamber which can destroy a substrate.

[0045] In this diagram, the target is a desired mean etch rate of about 110.52 nm/min, and tolerance refers to maintaining the etch rate within an upper control limit (ER UCL) of about 120.12 nm/min, and a lower control limit (ER LCL) of about 100.91 nm/min. This particular set of etches were performed in a Lam Research Exelan™ 2300 dual frequency plasma

processing system, although other plasma processing systems may be used. The process parameters were as follows:

Pressure: 70 milli-torr

Power (2 MHz):1000.0 Watts

Power (27 MHz): 2000.0 Watts

Gas Mixture: 5 SCCM CH_2F_2, 6 SCCM C_4F_8, 180 SCCM N_2 & 200 SCCM AR

Temperature: 80° C at TP (top piece) & 20° C at ESC

Process Time: 60 seconds

CW: 37

[0046] Plot 202 reflects the etch rate of the blanket oxide in nanometers per minute (nm/min) over the course of several weeks. In analyzing this diagram, two excursion points may become apparent: 204 performed on 4/6/2004, and 206 performed on 4/9/2004. As previously discussed, an excursion represents a data point that is outside of an established statistical range or value envelope, and may be caused by several factors (i.e., chamber contamination, plasma structural damage and deterioration, gas pressure leak, gas flow mixture problem, chamber temperature out of specification, bad RF cable, improperly connected cable, backside He flow, etc.).

[0047] Referring now to FIG. 3, the simplified diagram of FIG. 2 is shown, with the addition of the backside He flow plot, according to one embodiment of the invention. As before, plot 202 reflects the etch rate of the blanket oxide in nanometers per minute (nm/min) over the course of several weeks. Likewise, plot 208 reflects the corresponding measured backside He flow during each etch.

[0048] As shown on 4/6/2004, both etch plot 202 and plot He flow plot 208 show excursions at 204. That is, as the He flow became reduced to about 33.5 SCCM, the etch rate also was substantially reduced to about 33.4 nm/min, substantially outside the 3σ lower control limit (LCL) of 100.91 nm/min.

[0049] Since both the etch rate and the He flow reflect excursions at the same point, this may imply a correlation. Hence, the He flow may be a substantive cause of the etch rate excursion on 4/6/2004. In contrast, since a reduced etch plot 202 excursion on 4/9/2004 of about 33.5 nm/min at 206 does not appear to be strongly correlated to a reduced He flow as at

point 204, a reduced He flow is probably not a substantive cause of the etch rate excursion on 4/9/2004.

[0050] Referring now to FIG. 4, the simplified diagram of FIG. 2 is shown, with the addition of the measured impedance for 27 MHz at the V/I probe is shown, according to one embodiment of the invention. As before, plot 202 reflects the etch rate of the blanket oxide in nanometers per minute (nm/min) over the course of several weeks. In addition, plot 402 reflects the corresponding measured impedance for 27 MHz.

[0051] As stated previously, the desired target etch rate is about 110.52 nm/min, with an upper control limit (ER UCL) of about 120.12 nm/min and a lower control limit (ER LCL) of about 100.91 nm/min. The desired target impedance is about 3.88 Ohms, with an upper control limit (Z UCL) of about 4.02 Ohms and a lower control limit (Z LCL) of about 3.75 Ohms. Both etch plot 202 and the measured impedance for 27 MHz 402 show excursions both around 204 on 4/6/2004 and 206a-b on 4/9/2004. Hence, an excursion in the measured impedance (whether above the Z UCL or below the Z LCL) appears to be correlated to a substantial reduction in the etch rate below the E/R LCL (i.e., an attribute excursion).

[0052] While not wishing to be bound by theory, the inventor believes that factors that may substantially alter a plasma impedance, may also tend to cause substantial changes in substrate attributes, such as the etch rate. These factors may include the deterioration of chamber materials (e.g., electrode, confinement ring, etc.), excursion of gas flow, gas pressure, or temperature, changes in substrate types, changes in the chuck surface, problems with the RF generator, an RF connection, a bad RF cable, etc.

[0053] Referring now to FIG. 5, the simplified diagram of FIG. 2 is shown, with the addition of the measured impedance for 2 MHz at the V/I probe is shown, according to one embodiment of the invention. As before, plot 202 reflects the etch rate of the blanket oxide in nanometers per minute (nm/min) over the course of several weeks. In addition, plot 502 reflects the corresponding measured impedance for 27 MHz.

[0054] As stated previously, the desired target etch rate is about 110.52 nm/min, with an upper control limit (ER UCL) of about 120.12 nm/min and a lower control limit (ER LCL) of about 100.91 nm/min. The desired target impedance is about 145.73 Ohms, with an upper control limit (Z UCL) of about 149.16 Ohms and a lower control limit (Z LCL) of about 142.29 Ohms.

[0055] Both etch plot 202 and the measured impedance for 2 MHz 402 show excursions both around 204a-b on 4/6/2004 and 206 on 4/9/2004. As in FIG. 5, an excursion in the measured impedance (whether above the Z UCL or below the Z LCL) appears to be correlated to a substantial reduction in the etch rate below the E/R LCL (i.e., an attribute excursion).

[0056] Referring now to FIG. 6, the simplified diagram of FIG. 2 is shown, with the addition of the measured frequency for 27 MHz at the V/I probe is shown, according to one embodiment of the invention. As previously described, frequency-tuned plasma systems can modify a set of frequencies used to generate the plasma in order to minimize the reflected power during a process. As a result, the frequency changes as a response to the changes in plasma impedance.

[0057] As before, plot 202 reflects the etch rate of the blanket oxide in nanometers per minute (nm/min) over the course of several weeks. In addition, plot 602 reflects the corresponding measured frequency for 27 MHz. As stated previously, the desired target etch rate is about 110.52 nm/min, with an upper control limit (ER UCL) of about 120.12 nm/min and a lower control limit (ER LCL) of about 100.91 nm/min. The desired target frequency for 27 MHz is about 27.47680 MHz, with an upper control limit (FREQ UCL) of about 27.52331 MHz and a lower control limit (FREQ LCL) of about 27.43029 MHz..

Both etch plot 202 and the measured frequency for 27 MHz 602 show excursions both around point 204a-b at 4/6/2004 and points 206 at around 4/9/2004. In the illustrated diagram, an excursion is defined as a point beyond 3 standard deviations (3σ) of the plot mean. Hence, an excursion in the measured frequency (whether above the FREQ UCL or below the FREQ LCL) appears to be correlated to a substantial reduction in the etch rate below the E/R LCL (i.e., an attribute excursion).

[0058] Referring now to FIG. 7, the simplified diagram of FIG. 2 is shown, with the addition of the measured impedance phase angle at the V/I probe is shown, according to one embodiment of the invention. As before, plot 202 reflects the etch rate of the blanket oxide in nanometers per minute (nm/min) over the course of several weeks. In addition, plot 702 reflects the corresponding measured phase angle for impedance.

[0059] As stated previously, the desired target etch rate is about 110.52 nm/min, with an upper control limit (ER UCL) of about 120.12 nm/min and a lower control limit (ER LCL) of about 100.91 nm/min. The desired target of the measured impedance phase angle is about

-59.67°, with an upper control limit (ANGLE UCL) of about -58.17°, and a lower control limit (ANGLE LCL) of about -61.16°.

[0060] Both etch plot 202 and the measured phase angle 702 show excursions both around point 204 at 4/6/2004 and point 206a-b at around 4/9/2004. In diagram, an excursion is defined as a point beyond 3 standard deviations (3σ) of the plot mean. Hence, an excursion in the measured phase angle (whether above the ANGLE UCL or below the ANGLE LCL) appears to be correlated to a substantial reduction in the etch rate below the E/R LCL (i.e., an attribute excursion).

[0061] Referring now to FIG. 8, a simplified diagram is shown of a method for the in-situ monitoring of a process in a plasma processing system having a plasma processing chamber, according to one embodiment of the invention. Initially, a substrate is positioned in the plasma processing chamber, at step 802. Next, a plasma is struck within the plasma processing chamber while the substrate is disposed within the plasma processing chamber, at step 804. A measured self-bias voltage that exists after the plasma is struck is then obtained, the measured self-bias voltage value having a first value when the plasma is absent and at least a second value different from the first value when the plasma is present, at step 806. If the measured self-bias voltage value is outside of a predefined self-bias voltage value envelope, at step 808, then the measured self-bias voltage value is correlated with an attribute of the process, at step 810. If not, then the measured self-bias voltage value is not correlated with an attribute of the process, at step 812.

[0062] While this invention has been described in terms of several preferred embodiments, there are alterations, permutations, and equivalents which fall within the scope of this invention. For example, although the present invention has been described in connection with Lam Research plasma processing systems (e.g., Exelan™, Exelan™ HP, Exelan™ HPT, 2300™, Versys™ Star, etc.), other plasma processing systems may be used (e.g., capacitively coupled, inductively coupled, atmospheric, etc.) This invention may also be used with substrates of various diameters (e.g., 200 mm, 300 mm, etc). It should also be noted that there are many alternative ways of implementing the methods of the present invention.

[0063] Advantages of the invention include methods and apparatus for monitoring a process in a plasma processing system by measuring self-bias voltage. Additional advantages include the use of a substantially reliable signal that can be used for diagnostics or monitoring purposes.

[0064] Having disclosed exemplary embodiments and the best mode, modifications and variations may be made to the disclosed embodiments while remaining within the subject and spirit of the invention as defined by the following claims.

CLAIMS

What is claimed is:

1. A method for in-situ monitoring a process in a plasma processing system having a plasma processing chamber, comprising:

positioning a substrate in said plasma processing chamber;

striking a plasma within said plasma processing chamber while said substrate is disposed within said plasma processing chamber;

obtaining a measured self-bias voltage that exists after said plasma is struck, said measured self-bias voltage value having a first value when said plasma is absent and at least a second value different from said first value when said plasma is present;

if said measured self-bias voltage value is outside of a predefined self-bias voltage value envelope, correlating said measured self-bias voltage value with an attribute of said process.

2. The method of claim 1 wherein said obtaining said measured self-bias voltage values is performed at a specific RF frequency.

3. The method of claim 2 wherein said specific RF frequency is about 2 MHz.

4. The method of claim 2 wherein said specific RF frequency is about 27 MHz.

5. The method of claim 2 wherein said specific RF frequency is about 13.56 MHz.

6. The method of claim 2 wherein said plasma processing system includes a RF generator having a V/I probe, said obtaining said measured self-bias voltage value is performed using said V/I probe.

7. The method of claim 6 wherein said measured self-bias voltage value represents a value of a phase angle measurement.

8. The method of claim 6 wherein said measured self-bias voltage value represents a value of an amplitude measurement.

9. The method of claim 1 wherein said predefined self-bias voltage value envelope includes a self-bias voltage lower control limit.

10. The method of claim 9 wherein said self-bias voltage lower control limit is within 3σ of a predefined self-bias voltage target value.

11. The method of claim 1 wherein said predefined self-bias voltage value envelope includes a self-bias voltage upper control limit.

12. The method of claim 11 wherein said self-bias voltage upper control limit is within 3σ of a predefined self-bias voltage target value.

13. The method of claim 1 wherein said predefined self-bias voltage value envelope includes a self-bias voltage lower control limit and an self-bias voltage upper control limit.

14. The method of claim 1 wherein said substrate is a semiconductor wafer.

15. The method of claim 1 wherein said substrate is a glass panel.

16. The method of claim 1 wherein said attribute of said substrate represents an etch rate while etching said substrate.

17. The method of claim 1 wherein said attribute of said substrate represents a selectivity rate while etching said substrate.

18. The method of claim 1 wherein said attribute of said substrate represents an etch uniformity measurement while etching said substrate.

19. The method of claim 1 wherein said plasma processing system is a capacitively coupled plasma processing system.

20. The method of claim 1 wherein said plasma processing system is an inductively coupled plasma processing system.

21. The method of claim 1 wherein said plasma processing system is an atmospheric plasma processing system.

22. The method of claim 1 wherein said plasma processing system is a frequency-tuned coupled plasma processing system.

23. An apparatus for in-situ monitoring a process in of a plasma processing system having a plasma processing chamber, comprising:

means for positioning a substrate in said plasma processing chamber;

means for striking a plasma within said plasma processing chamber while said substrate is disposed within said plasma processing chamber;

means for obtaining a measured self-bias voltage that exists after said plasma is struck, said measured self-bias voltage value having a first value when said plasma is absent and at least a second value different from said first value when said plasma is present;

if said measured self-bias voltage value is outside of a predefined self-bias voltage value envelope, means of correlating said measured self-bias voltage value with an attribute of said process.

24. The apparatus of claim 23 wherein said obtaining said measured self-bias voltage value is performed at a specific RF frequency.

25. The apparatus of claim 24 wherein said specific RF frequency is about 2 MHz.

26. The apparatus of claim 24 wherein said specific RF frequency is about 27 MHz.

27. The apparatus of claim 24 wherein said specific RF frequency is about 13.56 MHz.

28. The apparatus of claim 24 wherein said plasma processing system includes a RF generator having a V/I probe, said means of obtaining said measured self-bias voltage value is includes using said V/I probe.

29. The apparatus of claim 28 wherein said measured self-bias voltage value represents a value of a phase angle measurement.

30. The apparatus of claim 28 wherein said measured self-bias voltage value represents a value of an amplitude measurement.

31. The apparatus of claim 23 wherein said predefined self-bias voltage value envelope includes a self-bias voltage lower control limit.

32. The apparatus of claim 31 wherein said self-bias voltage lower control limit is within 3σ of a predefined self-bias voltage target value.

33. The apparatus of claim 23 wherein said predefined self-bias voltage value envelope includes a self-bias voltage upper control limit.

34. The apparatus of claim 33 wherein said self-bias voltage upper control limit is within 3σ of a predefined self-bias voltage target value.

35. The apparatus of claim 23 wherein said predefined self-bias voltage value envelope includes a self-bias voltage lower control limit and an self-bias voltage upper control limit.

36. The apparatus of claim 23 wherein said substrate is a semiconductor wafer.

37. The apparatus of claim 23 wherein said substrate is a glass panel.

38. The apparatus of claim 23 wherein said attribute of said substrate represents an etch rate while etching said substrate.

39. The apparatus of claim 23 wherein said attribute of said substrate represents a selectivity rate while etching said substrate.

40. The apparatus of claim 23 wherein said attribute of said substrate represents an etch uniformity measurement while etching said substrate.

41. The apparatus of claim 23 wherein said plasma processing system is a capacitively coupled plasma processing system.

42. The apparatus of claim 23 wherein said plasma processing system is an inductively coupled plasma processing system.

43. The apparatus of claim 23 wherein said plasma processing system is an atmospheric plasma processing system.

44. The apparatus of claim 23 wherein said plasma processing system is a frequency-tuned coupled plasma processing system.



FIG. 1



FIG. 2



FIG. 3



FIG. 4



FIG. 5

6/8



FIG. 6



FIG. 7



FIG. 8