

(19) World Intellectual Property Organization  
International Bureau




(43) International Publication Date  
6 February 2003 (06.02.2003)

PCT

(10) International Publication Number  
**WO 03/010834 A2**

- (51) International Patent Classification<sup>7</sup>: **H01L 41/08**, 41/22, 27/115
- (74) Agent: **KOCH, William, E.**; 3102 North 56th Street, AZ11/56-238, Phoenix, AZ 85018-6606 (US).
- (21) International Application Number: PCT/US02/20214
- (81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZM, ZW.
- (22) International Filing Date: 26 June 2002 (26.06.2002)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data: 09/912,994 25 July 2001 (25.07.2001) US
- (84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).
- (71) Applicant: **MOTOROLA, INC.** [US/US]; 1303 East Algonquin Road, Schaumburg, IL 60196 (US).
- (72) Inventors: **RAMESH, Ramamoorthy**; 12526 Stratford Garden Drive, Silver Springs, MD 20904 (US). **WANG, Yu**; 23/F, Flat 6, Block A, Golden Lion Garden Phase 1, Shatin, Hong Kong (CN). **FINDER, Jeffrey, M.**; 1421 West Canary Way, Chandler, AZ 85248 (US). **YU, Zhiyi**; 449 West Merrill Avenue, Gilbert, AZ 85233 (US). **DROOPAD, Ravindranath**; 4515 West Tyson Street, Chandler, AZ 85226 (US). **EISENBEISER, Kurt**; 9442 South Beck Avenue, Tempe, AZ 85284 (US).
- Published:**  
— without international search report and to be republished upon receipt of that report
- For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*

(54) Title: MICROELECTRONIC PIEZOELECTRIC STRUCTURE



(57) Abstract: A high quality epitaxial layer of monocrystalline Pb(Zr,Ti)O<sub>3</sub> can be grown overlying large silicon wafers (102) by first growing a strontium titanate layer (104) on a silicon wafer (102). The strontium titanate layer is a monocrystalline layer spaced apart from the silicon wafer by an amorphous interface layer (116) of silicon oxide.



WO 03/010834 A2

**MICROELECTRONIC PIEZOELECTRIC STRUCTURE**

## Field of the Invention

5           This invention relates generally to microelectronic structures and devices and to a method for their fabrication, and more specifically to structures and devices including piezoelectric thin films and to the fabrication and use of the structures and devices.

10

## Background of the Invention

          Piezoelectric materials are useful for a variety of applications. For example, piezoelectric material is often used to form pressure gauges, transducers, tactile  
15 sensors, robotic manipulator, high frequency sound generators, frequency control circuits, and oscillators.

          Generally, the desirable characteristic of the piezoelectric material, *i.e.*, the piezoelectric effect, increases as the crystallinity of the material increases.  
20 Accordingly piezoelectric material of high crystalline quality is often desired.

          Piezoelectric material is relatively expensive in bulk form compared to other materials used to form microelectronic devices such as microelectronic pressure  
25 sensors, oscillators, and the like. Because of their present generally high cost and low availability in bulk form, for many years attempts have been made to grow thin films of the piezoelectric materials on a foreign substrate. To achieve optimal characteristics of  
30 piezoelectric material, however, a monocrystalline film of high crystalline quality is desired. Attempts have been made, for example, to grow layers of a monocrystalline piezoelectric material on substrates such as silicon. These attempts have generally been unsuccessful because

lattice mismatches between the host crystal and the grown crystal have caused the resulting thin film of piezoelectric material to be of low crystalline quality.

If a large area thin film of high quality  
5 monocrystalline piezoelectric material was available at low cost, a variety of semiconductor microelectronic devices could advantageously be fabricated using that film at a low cost compared to the cost of fabricating such devices on a bulk wafer of the piezoelectric material. In  
10 addition, if a thin film of high quality monocrystalline piezoelectric material could be realized on a bulk wafer such as a silicon wafer, an integrated device structure could be achieved that took advantage of the best properties of both the silicon and the piezoelectric  
15 material.

Accordingly, a need exists for a microelectronic structure that provides a high quality monocrystalline piezoelectric film over another monocrystalline material and for a process for making such a structure.

20

#### Brief Description of the Drawing

The present invention is illustrated by way of example and not limitation in the accompanying figure,  
25 which illustrates, schematically, in cross section, a device structure in accordance with the present invention.

#### Detailed Description of the Drawing

30 The drawing figure illustrates schematically, in cross section, a portion of a microelectronic structure 100 in accordance with an embodiment of the invention. Structure 100 may be used to form, for example,

piezoelectric actuators, piezoelectric transducers, as well as ferroelectric memory cells.

Microelectronic structure 100 includes a monocrystalline silicon substrate 102, a monocrystalline (Ba,Sr)TiO<sub>3</sub> layer 104, layers 106 and 108 of conductive, 5 monocrystalline (La,Sr)CoO<sub>3</sub>, a monocrystalline Pb(Zr,Ti)O<sub>3</sub> or PZT layer 110, a first electrode 112, and a second 114. As used throughout this document, the term "monocrystalline" shall have the meaning commonly used 10 within the semiconductor industry. The term shall refer to materials that are a single crystal or that are substantially a single crystal and shall include those materials having a relatively small number of defects such as dislocations and the like as are commonly found in 15 substrates of silicon or germanium or mixtures of silicon and germanium and epitaxial layers of such materials commonly found in the semiconductor industry. In accordance with the invention, structure 100 also includes an amorphous intermediate layer 116 positioned between 20 substrate 102 and accommodating buffer layer 104.

Substrate 102, in accordance with an embodiment of the invention, is preferably a high quality monocrystalline silicon wafer as used in the semiconductor industry. Monocrystalline (Ba,Sr)TiO<sub>3</sub> layer 104 is 25 preferably a monocrystalline strontium titanate material epitaxially grown on the underlying substrate. In accordance with one embodiment of the invention, amorphous intermediate layer 116 is grown on substrate 102 at the interface between substrate 102 and the growing (Ba,Sr)TiO<sub>3</sub> 30 layer by the oxidation of substrate 102 during the growth of layer 104.

Amorphous interface layer 116 is preferably an oxide formed by the oxidation of the surface of substrate 102, and more preferably is composed of a silicon oxide.

Typically, layer 116 has a thickness in the range of approximately 0.5 - 5 nm.

(La,Sr)CoO<sub>3</sub> layers 106 and 108 are generally configured to allow generation of an electric field across PZT layer 110. Moreover, monocrystalline layer 106 allows monocrystalline formation of layer 110 over layer 106. In accordance with a preferred embodiment of the invention, layers 106 and 108 composition is La<sub>0.5</sub>Sr<sub>0.5</sub>CoO<sub>3</sub>, and the layers are preferably greater than 30 nm and more preferably about 30 - 100 nm thick.

Monocrystalline piezoelectric PZT layer 110 exhibits greater piezoelectric effect compared to polycrystalline films of the same or similar material. Therefore, structures including this monocrystalline film are capable of producing a stronger electronic signal per amount of deformation in the film, and conversely, exhibit greater deformation per amount of electric field applied to the film. To provide the desired piezoelectric effect, layer 110 is preferably about 30 - 500 nm thick, and the composition is Pb<sub>0.4</sub>Zr<sub>0.6</sub>TiO<sub>3</sub>.

Electrodes 112 and 114 facilitate electrical coupling to, respectively, layers 108 and 106, while providing a relatively inert electrode. In accordance with the present invention, electrodes 112 and 114 are about 100 - 200 nm thick.

The crystalline structure of the monocrystalline substrate 102 is characterized by a lattice constant and by a lattice orientation. In a similar manner, PZT layer 110 is also a monocrystalline material and the lattice of that monocrystalline material is characterized by a lattice constant and a crystal orientation. The lattice constants of the PZT layer and the monocrystalline silicon substrate must be closely matched or, alternatively, must be such

that upon rotation of one crystal orientation with respect to the other crystal orientation, a substantial match in lattice constants is achieved. In this context the terms "substantially equal" and "substantially matched" mean that there is sufficient similarity between the lattice constants to permit the growth of a high quality crystalline layer on the underlying layer.

In accordance with one embodiment of the invention, substrate 102 is a (100) or (111) oriented monocrystalline silicon wafer and substantial matching of lattice constants between the silicon substrate and titanate layer 104 is achieved by rotating the crystal orientation of the titanate material by 45° with respect to the crystal orientation of the silicon substrate wafer.

Layers 106-110 are epitaxially grown monocrystalline material and these crystalline materials are also characterized by respective crystal lattice constants and crystal orientations. To achieve high crystalline quality in these epitaxially grown monocrystalline layers, the accommodating buffer layer must be of high crystalline quality. In addition, in order to achieve high crystalline quality in subsequently deposited films 106-110, substantial matching between the crystal lattice constant of the host crystal, in this case, the monocrystalline (Ba,Sr)TiO<sub>3</sub>, and the grown crystal is desired.

The following example illustrates a process, in accordance the present invention, for fabricating a microelectronic structure such as the structure depicted in the drawing figure. The process starts by providing a monocrystalline semiconductor substrate comprising silicon. In accordance with a preferred embodiment of the invention, the semiconductor substrate is a silicon wafer having a (100) orientation. The substrate is preferably

oriented on axis or, at most, about  $0.5^\circ$  off axis. At least a portion of the semiconductor substrate has a bare surface, although other portions of the substrate, as described below, may encompass other structures. The term

5 "bare" in this context means that the surface in the portion of the substrate has been cleaned to remove any oxides, contaminants, or other foreign material. As is well known, bare silicon is highly reactive and readily forms a native oxide. The term "bare" is intended to

10 encompass such a native oxide. A thin silicon oxide may also be intentionally grown on the semiconductor substrate, although such a grown oxide is not essential to the process in accordance with the invention. In order to epitaxially grow a monocrystalline  $(\text{Ba,Sr})\text{TiO}_3$  layer

15 overlying the monocrystalline silicon substrate, the native oxide layer must first be removed to expose the crystalline structure of the underlying substrate. The following process is preferably carried out by molecular beam epitaxy (MBE), although other epitaxial processes may

20 also be used in accordance with the present invention. The native oxide can be removed by first thermally depositing a thin layer of strontium, barium, or a combination of strontium and barium in an MBE apparatus. In the case where strontium is used, the substrate is then

25 heated to a temperature of about  $750^\circ\text{C}$  to cause the strontium to react with the native silicon oxide layer. The strontium serves to reduce the silicon oxide to leave a silicon oxide-free surface. The resultant surface, which exhibits an ordered  $2\times 1$  structure, includes

30 strontium, oxygen, and silicon. The ordered  $2\times 1$  structure forms a template for the ordered growth of an overlying titanate layer. The template provides the necessary chemical and physical properties to nucleate the crystalline growth of an overlying layer.

In accordance with an alternate embodiment of the invention, the native silicon oxide can be converted and the substrate surface can be prepared for the growth of a monocrystalline oxide layer by depositing strontium oxide, strontium barium oxide, or barium oxide, onto the substrate surface by MBE at a low temperature and by subsequently heating the structure to a temperature of about 750°C. At this temperature, a solid state reaction takes place between the strontium oxide and the native silicon oxide, causing the reduction of the native silicon oxide and leaving an ordered 2x1 structure with strontium, oxygen, and silicon remaining on the substrate surface. Again, this forms a template for the subsequent growth of an ordered monocrystalline titanate layer.

Following the removal of the silicon oxide from the surface of the substrate, in accordance with one embodiment of the invention, the substrate is cooled to a temperature in the range of about 200-800°C and a layer (e.g., about 9 - 11 nm) of strontium titanate is grown on the template layer by molecular beam epitaxy. The MBE process is initiated by opening shutters in the MBE apparatus to expose strontium, titanium and oxygen sources. The ratio of strontium and titanium is approximately 1:1. The partial pressure of oxygen is initially set at a minimum value to grow stoichiometric strontium titanate at a growth rate of about 0.3-0.5 nm per minute. After initiating growth of the strontium titanate, the partial pressure of oxygen is increased above the initial minimum value. The overpressure of oxygen causes the growth of an amorphous silicon oxide layer at the interface between the underlying substrate and the growing strontium titanate layer. The growth of the silicon oxide layer results from the diffusion of oxygen through the growing strontium titanate layer to the

interface where the oxygen reacts with silicon at the surface of the underlying substrate. The strontium titanate grows as an ordered monocrystal with the crystalline orientation rotated by 45° with respect to the ordered 2x1 crystalline structure of the underlying substrate.

After the strontium titanate layer has been grown to the desired thickness, the monocrystalline strontium titanate may be capped by a template layer that is conducive to the subsequent growth of an epitaxial layer of a desired piezoelectric material. For example, the MBE growth of the strontium titanate monocrystalline layer can be capped by terminating the growth with 1-2 monolayers of titanium, 1-2 monolayers of titanium-oxygen or with 1-2 monolayers of strontium-oxygen.

Following the formation of the template (or, if no template is formed, after formation of the titanate layer), the (La,Sr)CoO<sub>3</sub> material is grown using sputter deposition. More particularly, the (La,Sr)CoO<sub>3</sub> layer is grown by RF magnetron sputtering (face to face configuration) from a compressed (La,Sr)CoO<sub>3</sub> target. The deposition is performed with oxygen as sputter gas, and a substrate temperature of about 400 - 600 °C.

Next, PZT layer 110 is formed over (La,Sr)CoO<sub>3</sub> layer 106 using a spin-on, sol-gel coating technique, then calcined and crystallized between 450 °C and 800 °C to form a monocrystalline layer. PZT layer 110 may also be formed using PVD or CVD techniques.

Electrodes 112 and 114 are subsequently formed over monocrystalline layers 106 and 108 using sputter deposition techniques to deposit the electrode material (e.g., platinum or iridium) and subsequently patterning and etching the material to remove the material from a portion of layers 106 and 108. For example, platinum may

be deposited over (La,Sr)CoO<sub>3</sub> layers 106 and 108 by sputtering material from a platinum target onto the (La,Sr)CoO<sub>3</sub> layer using RF magnetron sputtering in an inert environment. After the platinum is deposited, the platinum may be photolithographically patterned and etched using a suitable wet or dry etch environment to form electrode 112 and 114.

In the foregoing specification, the invention has been described with reference to specific embodiments. However, one of ordinary skill in the art appreciates that various modifications and changes can be made without departing from the scope of the present invention as set forth in the claims below. Accordingly, the specification and figure are to be regarded in an illustrative rather than a restrictive sense, and all such modifications are intended to be included within the scope of present invention.

Benefits, other advantages, and solutions to problems have been described above with regard to specific embodiments. However, the benefits, advantages, solutions to problems, and any element(s) that may cause any benefit, advantage, or solution to occur or become more pronounced are not to be construed as a critical, required, or essential features or elements of any or all the claims. As used herein, the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus.

## CLAIMS

We claim:

1. A perovskite heterostructure comprising:  
5 a monocrystalline silicon substrate;  
  
a first layer of monocrystalline oxide comprising  
(Sr,Ba)TiO<sub>3</sub> overlying the silicon substrate;  
10 a second monocrystalline layer comprising (La,Sr)CoO<sub>3</sub>  
overlying the first layer;  
  
a third monocrystalline layer comprising Pb(Zr,Ti)O<sub>3</sub>  
15 overlying the second monocrystalline layer; and  
  
a fourth monocrystalline layer comprising (La,Sr)CoO<sub>3</sub>  
overlying the third monocrystalline layer.
- 20 2. The perovskite heterostructure of claim 1 further  
comprising an amorphous layer underlying the first layer.
3. The perovskite heterostructure of claim 1 further  
comprising a first metallic electrode coupled to the  
25 second monocrystalline layer and a second metallic  
electrode coupled to the fourth monocrystalline layer.
4. The perovskite heterostructure of claim 3 wherein the  
first metallic electrode and the second metallic electrode  
30 each comprise a metal selected from the group consisting  
of platinum and iridium.

5. The perovskite heterostructure of claim 3 wherein the second monocrystalline layer, third monocrystalline layer, fourth monocrystalline layer and the first and second metallic electrodes comprise a device selected from the group consisting of piezoelectric actuators, piezoelectric transducers, and ferroelectric memory cells.
6. The perovskite heterostructure of claim 1 wherein the second monocrystalline layer comprises  $\text{La}_{0.5}\text{Sr}_{0.5}\text{CoO}_3$ .
7. A perovskite heterostructure comprising:
- a monocrystalline silicon substrate;
  - a first monocrystalline layer comprising  $(\text{Ba},\text{Sr})\text{TiO}_3$  overlying the silicon substrate;
  - a layer of silicon oxide formed underlying the first monocrystalline layer;
  - a second monocrystalline layer comprising  $(\text{La},\text{Sr})\text{CoO}_3$  overlying the first layer;
  - a first electrode electrically contacting the second monocrystalline layer;
  - a third monocrystalline layer comprising  $\text{Pb}(\text{Zr},\text{Ti})\text{O}_3$  overlying the second monocrystalline layer;
  - a fourth monocrystalline layer comprising  $(\text{La},\text{Sr})\text{CoO}_3$  overlying the third monocrystalline layer; and

a second electrode electrically contacting the fourth monocrystalline layer.

8. The perovskite heterostructure of claim 7 wherein  
5 each of the second and fourth monocrystalline layers  
comprises  $\text{La}_{0.5}\text{Sr}_{0.5}\text{CoO}_3$ .

9. A process for fabricating a perovskite heterostructure comprising the steps of:

providing a silicon substrate;

5

epitaxially growing a first monocrystalline layer comprising  $(\text{Ba}, \text{Sr})\text{TiO}_3$  overlying the silicon substrate;

forming an amorphous layer of silicon oxide underlying the first monocrystalline oxide layer during the step of epitaxially growing the first monocrystalline oxide layer;

10 epitaxially growing a second monocrystalline layer comprising  $(\text{La}, \text{Sr})\text{CoO}_3$  overlying the first monocrystalline oxide layer;

15 epitaxially growing a third monocrystalline layer comprising  $\text{Pb}(\text{Zr}, \text{Ti})\text{O}_3$  overlying the second monocrystalline layer; and

20 epitaxially growing a fourth monocrystalline layer comprising  $(\text{La}, \text{Sr})\text{CoO}_3$  overlying the third monocrystalline layer.

25

10. A process for fabricating a perovskite heterostructure comprising the steps of:

providing a silicon substrate;

5

epitaxially growing a first monocrystalline layer comprising  $(\text{Sr}, \text{Ba})\text{TiO}_3$  overlying the silicon substrate;

10 epitaxially growing a second monocrystalline layer comprising  $(\text{La}, \text{Sr})\text{CoO}_3$  overlying the first monocrystalline oxide layer;

15 epitaxially growing a third monocrystalline layer comprising  $\text{Pb}(\text{Zr}, \text{Ti})\text{O}_3$  overlying the second monocrystalline layer; and

forming a conductive layer overlying the third monocrystalline layer.

