

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
5 January 2012 (05.01.2012)

(10) International Publication Number
WO 2012/001659 A2

(51) International Patent Classification: Not classified

(21) International Application Number:

PCT/IB20 11/052903

(22) International Filing Date:

30 June 2011 (30.06.2011)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

61/359,998 30 June 2010 (30.06.2010) US

(71) Applicant (for all designated States except US): MEMC ELECTRONIC MATERIALS, INC. [US/US]; 501 Pearl Drive, St. Peters, Missouri 63376 (US).

(72) Inventors; and

(75) Inventors/ Applicants (for US only): RIES, Michael J. [US/US]; c/o MEMC Electronic Materials, Inc., 501 Pearl Drive, St. Peters, Missouri 63376 (US). WITTEL, Dale A. [US/US]; c/o MEMC Electronic Materials, Inc., 501 Pearl Drive, St. Peters, Missouri 63376 (US). STEFANESCU, Anca [US/US]; c/o MEMC Electronic Materials, Inc., 501 Pearl Drive, St. Peters, Missouri 63376 (US). JONES, Andrew M. [IN/US]; c/o MEMC Elec-

tronic Materials, Inc., 501 Pearl Drive, St. Peters, Missouri 63376 (US).

(74) Agents: MUNSELL, Michael G. et al; Armstrong Teasdale LLP, 7700 Forsyth Blvd. Suite 1800, St. Louis, MO 63105 (US).


(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK,

[Continued on nextpage]

(54) Title: METHODS FOR IN-SITU PASSIVATION OF SILICON-ON-INSULATOR WAFERS

FIG. 1



(57) Abstract: Methods and systems are disclosed for performing a passivation process on a silicon-on-insulator wafer in a chamber in which the wafer is cleaved. A bonded wafer pair is cleaved within the chamber to form the silicon-on-insulator (SOI) wafer. A cleaved surface of the SOI wafer is then passivated in-situ by exposing the cleaved surface to a passivating substance. This exposure to a passivating substance results in the formation of a thin layer of oxide on the cleaved surface. The silicon-on-insulator wafer is then removed from the chamber. In other embodiments, the silicon-on-insulator wafer is first transferred to an adjoining chamber where the wafer is then passivated. The wafer is transferred to the adjoining chamber without exposing the wafer to the atmosphere outside the chambers.

W O 2012/001659 A: ||||| ||||| ||||| ||||| ||||| ||||| ||||| ||||| ||||| ||||| ||||| |||||

SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, Published :
GW, ML, MR, NE, SN, TD, TG).

— *without international search report and to be republished
upon receipt of that report (Rule 48.2(g))*

METHODS FOR IN-SITU PASSIVATION OF SILICON-ON-INSULATOR WAFERS

BACKGROUND

[0001] Semiconductor wafers are generally prepared from a single crystal ingot (e.g., a silicon ingot) which is then sliced into individual wafers. One type of wafer is a silicon-on-insulator (SOI) wafer. An SOI wafer includes a thin layer of silicon atop an insulating layer (i.e., an oxide layer) which is in turn disposed on a silicon substrate. The SOI wafer is formed by bonding a pair of wafers together and later removing a portion of one of the wafers in a cleaving operation.

[0002] An outer (i.e., cleaved) surface of the SOI wafer is often contaminated by contact with or exposure to a variety of materials after removal from a chamber in which the SOI wafer is formed. Once contaminated, cleaning the cleaved surface of the SOI wafer is difficult, time-consuming, costly, and often times not entirely successful. Accordingly, there remains an unfulfilled need for a process that protects the cleaved surface of the SOI wafer from contamination.

BRIEF SUMMARY

[0003] One aspect is a method for performing a passivation process on a silicon-on-insulator wafer in a chamber. The method comprises the steps of cleaving a bonded wafer pair within the chamber to form the silicon-on-insulator (SOI) wafer, the SOI wafer having a cleaved surface. The cleaved surface of the SOI wafer is then passivated in-situ by exposing the cleaved surface to a gaseous form of ozone, wherein exposing the cleaved surface to the gaseous form of ozone results in a thin layer of oxide on the cleaved surface. The silicon-on-insulator wafer is then removed from the chamber.

[0004] Another aspect is a method for performing a passivation process on a silicon-on-insulator wafer in a chamber in which a bonded wafer pair is cleaved to form the silicon-on-insulator wafer. The method comprises the steps of cleaving the bonded wafer pair within the chamber to form the silicon-on-insulator wafer, wherein cleaving the bonded wafer pair forms a cleaved surface on the silicon-on-insulator wafer. A passivation process is then performed on the cleaved surface of the silicon-on-insulator

wafer in-situ to form a thin layer of oxide on the cleaved surface. The silicon-on-insulator wafer is then removed from the chamber.

[0005] Still another aspect is a method of performing a passivation process on a layered silicon structure in a second chamber adjoining a first chamber in which the layered silicon structure is formed. The method comprises the steps of forming the layered silicon structure in the first chamber, the layered structure having a surface. The layered silicon structure is then transferred from the first chamber to the second chamber without exposing the layered silicon structure to atmosphere outside the chambers. A passivation process is then performed on the surface of the layered silicon structure. The layered silicon structure is then removed from the second chamber.

[0006] Various refinements exist of the features noted in relation to the above-mentioned aspects. Further features may also be incorporated in the above-mentioned aspects as well. These refinements and additional features may exist individually or in any combination. For instance, various features discussed below in relation to any of the illustrated embodiments may be incorporated into any of the above-described aspects, alone or in any combination.

BRIEF DESCRIPTION OF THE DRAWINGS

[0007] Figure 1 is a top plan view of a donor silicon wafer;

[0008] Figure 2 is a cross-sectional view of the donor silicon wafer of Figure 1B;

[0009] Figure 3 is a cross-sectional view of the donor silicon wafer undergoing ion implantation;

[0010] Figure 4 is a cross-sectional view of a bonded wafer comprising the donor silicon wafer bonded to a handle silicon wafer;

[0011] Figure 5 is a cross-sectional view of the bonded wafer of Figure 4 after a portion of the donor wafer has been removed to form a silicon-on-insulator wafer;

[0012] Figure 6 is a cross-section of the silicon-on-insulator wafer of Figure 5 after a cleaved surface of the wafer has been smoothed.

[0013] Figure 7 is a schematic view of a chamber with a fixture disposed therein for cleaving the bonded wafer of Figure 4;

[0014] Figure 8 is a flow diagram showing a method of performing a passivation process on an SOI wafer in a chamber in which the SOI wafer is formed;

[0015] Figure 9 is a flow diagram showing another method of performing a passivation process on an SOI wafer in a chamber in which the SOI wafer is formed;

[0016] Figure 10 is a flow diagram showing yet another method of performing a passivation process on an SOI wafer in a chamber in which the SOI wafer is formed; and

[0017] Figure 11 is a flow diagram showing a method of performing a passivation process on a layered silicon structure in a chamber adjoining the chamber in which the layered silicon structure is formed.

DETAILED DESCRIPTION

[0018] Referring initially to Figures 1 and 2, a donor wafer 110 and an oxide layer 120 of one embodiment of this disclosure are shown. Figure 1 is a top plan view of the donor wafer 110, while Figure 2 is a cross-sectional view of the donor wafer. The oxide layer 120 is bonded to a front surface 112 of the donor wafer 110. The oxide layer 120 can be grown atop the front surface 112 by subjecting the donor wafer 110 to an atmosphere suitable for the growth of the oxide layer. Alternatively, the oxide layer 120 can be deposited on the front surface 112 through any known chemical deposition process and functions as an insulator (i.e., a dielectric).

[0019] Figure 3 is a cross-sectional view of the donor wafer 110 being implanted with particles (e.g., hydrogen atoms or a combination of both hydrogen atoms and helium atoms). The donor wafer 110 is implanted with particles to a specified depth below the front surface 112 of the donor wafer 110. In some embodiments, the particles are hydrogen or helium ions which are implanted through an ion implantation process. A cleave plane 114 is then formed beneath the front surface 112 of the donor wafer 120 at a distance from the front surface equal to specified depth to which the particles were implanted. The cleave plane 114 defines a plane through the donor wafer 110 where the

donor wafer is substantially weakened by the implantation of the ions and upon subsequent heating of the donor wafer.

[0020] Figure 4 is a cross-sectional view of the donor wafer 110 and a handle wafer 130 bonded together to form a bonded wafer 140. The donor wafer 110 and handle wafer 130 are bonded together in accordance with any suitable method, such as a hydrophilic bond. The donor wafer 110 and handle wafer 130 are bonded together by exposing the surfaces of the wafers to plasma containing, for example, oxygen or nitrogen. The surfaces of the wafers 110, 130 are modified by the exposure to the plasma in a process often referred to as surface activation. The wafers 110, 130 are then pressed together and a bond is formed therebetween. This bond is weak, but the bond is strengthened before the bonded wafer 140 is processed further.

[0021] In some processes, the hydrophilic bond between the donor wafer 110 and handle wafer 130 (i.e., the bonded wafer 140) is strengthened by heating or annealing the bonded wafer pair at temperatures between approximately 300°C and 500°C. The elevated temperatures cause formation of covalent bonds between the adjoining surfaces of the donor wafer 110 and the handle wafer 130, thus solidifying the bond between the donor wafer and the handle wafer. Concurrently with the heating or annealing of the bonded wafer 140, the particles earlier implanted in the donor wafer 110 begin to move and weaken the cleave plane 114.

[0022] Figure 5 is a cross-sectional view of the bonded wafer 140 depicted in Figure 4 after a portion of the bonded wafer has been removed during a cleaving process, resulting in the creation of a silicon-on-insulator (SOI) wafer, referred to generally as 150. According to other methods, the bonded wafer 140 may instead be subjected to an elevated temperature over a period of time to separate the portion of the donor wafer from the bonded wafer. Exposure to the elevated temperature functions to initiate and then propagate a crack along the cleave plane, thus separating a portion of the donor wafer 110 from the remainder of the donor wafer.

[0023] Because the cleave plane 114 has been substantially weakened by the implantation of ions, it defines a boundary along which the wafer readily separates when a force is applied thereto. According to some embodiments, the bonded wafer 140 is first

placed in a fixture (indicated generally in phantom at 160) disposed within a chamber 170, as shown in Figure 7. The chamber 170 is substantially sealed from the outside environment during cleaving of the bonded wafer 140, and in the exemplary embodiment is filled with an inert gas (e.g., Argon or Nitrogen) prior to the SOI wafer 150 being passivated. In another embodiment, the chamber 170 is not filled with an inert gas and instead is filled with a gas or substance (described in greater detail below) that passivates the surface of the wafer after it is cleaved. Moreover, in some embodiments, the bonded wafer 140 is cleaved in an open-air environment. In this open-air environment, the cleaved surface 152 of the SOI wafer 150 may be exposed to elements commonly found in the atmosphere. The humidity may be increased in this open-air environment to aid in the passivation of the cleaved surface 152 of the SOI wafer 150. In these embodiments, the SOI wafer 150 may be placed in a cassette. The cassette may be capable of holding multiple wafers. This cassette can be purged with nitrogen or other passivating substances (e.g., ozone) to passivate the cleaved surface 152 of the SOI wafer.

[0024] The fixture 160 applies mechanical force perpendicular to the opposing sides of the bonded wafer 140 in order to pull the portion of the donor wafer 110 apart from the bonded wafer. In one embodiment, suction cups are used to apply the mechanical force. The separation of the portion of the donor wafer 110 is initiated by applying a mechanical wedge at the edge of the bonded wafer at the cleave plane in order to initiate propagation of a crack along the cleave plane. Due to the weakened structure of the cleave plane, the crack propagates along the cleave plane 114 until the bonded wafer 140 has separated into two pieces along the cleave plane. The mechanical force applied by the suction cups then pulls the bonded wafer 140 into two pieces. One piece is comprised only of a portion of the donor wafer 110. The other piece is comprised of the handle wafer 130 and the portion of the donor wafer 110 bonded thereto and forms the SOI wafer 150.

[0025] A cleaved surface 152 of the SOI wafer 150 defines the surface which results after the separation of the bonded wafer 140 along the cleave plane 114. The cleaved surface 152 has a damaged surface as a result of the separation along the cleave plane 114 that, without further processing, renders the surface ill-suited for end-use applications. Accordingly, the cleaved surface 152 is subjected to additional processing

steps to repair the damage and smooth the cleaved surface, resulting in the smooth cleaved surface 152S shown in Figure 6.

[0026] The cleaved surface 152 of the SOI wafer 150 in previous systems was often subject to contamination following the cleaving or removal of the portion of the donor wafer 110. The contamination can originate from a variety of sources, such as a cassette in which the SOI wafer 150 is stored after being cleaved. Sources of contamination can also include contaminants in the atmosphere (e.g., organic compounds, etc.) that the SOI wafer 150 is exposed to after being removed from the chamber 170 and before subsequent processing operations.

[0027] Without being bound to any particular theory, it is believed that the affinity for contamination of the cleaved surface 152 is the result of dangling bonds formed in the cleaved surface of the SOI wafer 150 during the cleaving operation. These dangling bonds are believed to be highly chemically reactive, as atoms are removed from molecules in the cleaved surface 152 when the portion of the donor wafer 110 is cleaved from the bonded wafer 140. The dangling bonds react quickly with substances that contact the cleaved surface 152 of the SOI wafer 150, and in particular organic substances (i.e., substances containing Carbon).

[0028] Cleaning processes performed on the cleaved surface 152 have been modified in previous systems in order to attempt to remove the contamination on the cleaved surface. However, these cleaning processes have not been entirely successful. Other attempts to remove the contamination from the cleaved surface 152 of the SOI wafers 150 have focused on elimination of the sources of contamination by improving the cleanliness of the environment within the chamber 170 or replacing the cassettes in which the SOI wafers 150 are stored. These attempts have likewise yielded unsatisfactory results, as there are many potential sources of contamination and the cleaved surface 152 is believed to have a strong affinity for reacting with contaminants.

[0029] Accordingly, methods are disclosed herein for passivating the cleaved surface 152 of the SOI wafer 150 by exposure to a passivating substance such that the cleaved surface will not react with contaminants. Generally, the passivating substances used in the methods described herein include an oxidizing substance that grows and/or

forms a thin oxide layer on the cleaved surface 152 of the SOI wafer 150 when exposed thereto. The passivation performed on the cleaved surface 152 results in the relatively easy removal of any contaminants that are later deposited on the cleaved surface. The cleaved surface 152 of the SOI wafer 150 is also passivated in-situ after the wafer is cleaved. That is, the SOI wafer 150 is passivated while it is in the chamber 170 and before it is removed from the chamber. No intermediate or other steps are performed between cleaving and passivation.

[0030] The SOI wafer 150 is thus not exposed to the outside atmosphere surrounding the chamber 170 before being passivated. Accordingly, the highly reactive cleaved surface of the SOI wafer is not exposed to contaminants before being passivated and is only exposed to the controlled, inert atmosphere within the chamber 170. As described above, in some embodiments an inert atmosphere is not used within the chamber 170 and instead a gas or other substance (broadly, a "passivating substance") is present in the chamber that passivates the surface of the wafer while or immediately after the wafer is cleaved. The wafer can thus be cleaved in a passivating environment, rather than an inert environment.

[0031] In other embodiments, the SOI wafer 150 may be transferred from the chamber 170 to an adjoining chamber 180 (broadly, a "second chamber"), where it is then passivated. This adjoining chamber 180 is disposed adjacent the chamber 170 and both of the chambers are configured such that the SOI wafer 150 can be transferred from the chamber to the adjoining chamber without exposing the SOI wafer to the outside atmosphere, and the contaminants contained therein, surrounding the chambers.

[0032] Moreover, the surfaces of other layered silicon structures (e.g., direct silicon-bonded structures that use a non-oxidized donor wafer) are also susceptible to the same types of contamination as the cleaved surface 152 of the SOI wafer 150. Accordingly, the methods described herein for performing passivation processes upon the cleaved surface 152 of the SOI wafer 150 can be used on the surfaces of layered silicon structures as well.

[0033] Figure 8 depicts a method 800 for performing a passivation process on an SOI wafer, such as the SOI wafer 150 described above in relation to Figures 1-7. The

method 800 begins in block 810 with cleaving a bonded wafer pair within a chamber (i.e., the chamber 170) to form an SOI wafer. The cleaved surface of the SOI wafer is then passivated in-situ (i.e., while still in the chamber) in block 820. The cleaved surface of the SOI wafer may be passivated by exposing it to a gaseous form of ozone. The ozone may be introduced into the chamber after the bonded wafer pair has been cleaved, or the ozone may be present in the chamber while the bonded wafer pair is cleaved. A thin layer of oxide is formed on the cleaved surface because of the exposure of the cleaved surface to the gaseous ozone. This thin layer of oxide prevents the cleaved surface from reacting with contaminants. Contaminants that are later deposited on the cleaved surface are also more easily removed therefrom because they are prevented from reacting or bonding to the cleaved surface by the thin layer of oxide.

[0034] In other embodiments, the cleaved surface of the SOI wafer is passivated by exposure to ultraviolet light which generates gaseous ozone. A thin layer of oxide is formed on the cleaved surface during exposure of the cleaved surface to ultraviolet light. Moreover, in other embodiments the cleaved surface of the SOI wafer is passivated by exposure to an oxidizing glow discharge plasma process.

[0035] Figure 9 depicts a method 900 for performing a passivation process on an SOI wafer. The method 900 of Figure 9 is similar to the method 800 described above, except that the method 900 uses a different process to passivate the cleaved surface of the SOI wafer. The method 900 begins in block 910 with cleaving a bonded wafer pair within a chamber to form an SOI wafer. The cleaved surface of the SOI wafer is then passivated in-situ (i.e., while still in the chamber) in block 920. The cleaved surface of the SOI wafer is passivated by exposing it to a corona discharge. The corona discharge is an electrical discharge that is initiated by the ionization of a fluid which surrounds a conductor. The electrical discharge occurs when the potential gradient (i.e., the strength of the electric field) exceeds a certain value for that fluid. The electrical discharge forms plasma around the conductor and the SOI wafer. Creation of the plasma in turn creates ozone and oxygen free radicals that react with the cleaved surface to form a thin layer of oxide on the cleaved surface of the SOI wafer. This thin layer of oxide prevents the cleaved surface from reacting with contaminants. Contaminants that are later deposited on the cleaved surface

are also easily removed therefrom because they are prevented from reacting or bonding to the cleaved surface by the thin layer of oxide.

[0036] Figure 10 depicts a method 1000 for performing a passivation process on an SOI wafer that is similar to the methods 800, 900 described above, except that the method 1000 uses a different process to passivate the cleaved surface of the wafer. The method 1000 begins in block 1010 where a bonded wafer pair is cleaved to form an SOI wafer. The cleaved surface of the SOI wafer is then passivated in-situ in block 1020. The cleaved surface of the SOI wafer is passivated by performing a wet chemical oxide process on the cleaved surface. The wet chemical oxide process results in the formation of a thin layer of oxide on the cleaved surface that prevents the cleaved surface from reacting with contaminants that it contacts. Moreover, contaminants that are later deposited on the cleaved surface are easily removed therefrom because the contaminants are prevented from reacting or bonding to the cleaved by the thin layer of oxide.

[0037] In other embodiments, the cleaved surface of the SOI wafer is passivated by exposure to a wet chemical including one of ozonated water and hydrogen peroxide. Other examples of wet chemical etching compositions include compositions referred to as Standard Clean 1 (i.e., ammonia hydroxide, peroxide, and water) and Standard Clean 2 (i.e. HC1 and hydrogen peroxide).

[0038] Figure 11 depicts a method 1100 for performing a passivation process on a layered silicon structure (e.g., an SOI wafer, or a direct silicon-bonded structure) that is similar to the methods 800, 900, 1000 described above, except that the passivation process is performed in a second chamber adjoining the chamber in which the layered silicon structure is formed. The method 1100 begins in block 1110 where the layered silicon structure is formed in a first chamber (e.g., the chamber 170). In block 1120, the layered silicon structure is transferred from the first chamber to an adjoining second chamber (e.g., the second chamber 180). The first chamber and the second chamber are each configured such that the layered silicon structure can be transferred therebetween without being exposed to the atmosphere outside of the chambers and the contaminants contained therein. Accordingly, a series of seals or other mechanisms may be disposed between the first chamber and the adjoining chamber in order to maintain the integrity between the two

chambers. A mechanism (e.g., a trolley) or other suitable device may also be disposed within the chambers to transport the layered silicon structure from the first chamber to the second chamber.

[0039] In block 1130, the surface of the layered silicon structure is passivated in the second chamber. The passivation process used on the surface may be any of those described above in relation to Figures 8-10 and results in a thin layer of oxide being formed on the surface. The thin layer of oxide formed on the surface of the structure serves the same function as those described above in relation to Figures 8-10 in that it prevents the surface from reacting with or bonding to contaminants. The layered silicon structure is then removed from the second chamber in block 1140 after the passivation process is complete and the thin layer of oxide has been formed on the surface.

[0040] The order of execution or performance of the operations in embodiments of the invention illustrated and described herein is not essential, unless otherwise specified. That is, the operations may be performed in any order, unless otherwise specified, and embodiments of the invention may include additional or fewer operations than those disclosed herein. For example, it is contemplated that executing or performing a particular operation before, contemporaneously with, or after another operation is within the scope of aspects of the invention.

[0041] When introducing elements of the present invention or the embodiment(s) thereof, the articles "a", "an", "the" and "said" are intended to mean that there are one or more of the elements. The terms "comprising", "including" and "having" are intended to be inclusive and mean that there may be additional elements other than the listed elements.

[0042] As various changes could be made in the above constructions without departing from the scope of the invention, it is intended that all matter contained in the above description and shown in the accompanying drawings shall be interpreted as illustrative and not in a limiting sense.

WHAT IS CLAIMED IS:

1. A method for performing a passivation process on a silicon-on-insulator wafer in a chamber, the method comprising the steps of:

cleaving a bonded wafer pair within the chamber to form the silicon-on-insulator (SOI) wafer, the SOI wafer having a cleaved surface;

passivating the cleaved surface of the SOI wafer in-situ by exposing the cleaved surface to a gaseous form of ozone, wherein exposing the cleaved surface to the gaseous form of ozone results in a thin layer of oxide on the cleaved surface; and

removing the silicon-on-insulator wafer from the chamber.

2. The method of claim 1 wherein the ozone is introduced into the chamber after the bonded wafer pair has been cleaved, and no intermediate steps are performed between cleaving and passivating.

3. The method of claim 1 wherein the thin layer of oxide formed on the cleaved surface of the silicon-on-insulator structure is formed to prevent contaminants from reacting with the cleaved surface.

4. The method of claim 1 wherein passivating the cleaved surface of the silicon-on-insulator wafer in-situ comprises passivating the cleaved surface in the chamber in which the bonded wafer pair is cleaved to form the silicon-on-insulator wafer.

5. The method of claim 4 further comprising forming the bonded wafer pair within the same chamber in which the bonded wafer is later cleaved.

6. A method for performing a passivation process on a silicon-on-insulator wafer in a chamber in which a bonded wafer pair is cleaved to form the silicon-on-insulator wafer, the method comprising the steps of:

cleaving the bonded wafer pair within the chamber to form the silicon-on-insulator wafer, wherein cleaving the bonded wafer pair forms a cleaved surface on the silicon-on-insulator wafer;

performing a passivation process on the cleaved surface of the silicon-on-insulator wafer in-situ to form a thin layer of oxide on the cleaved surface; and

removing the silicon-on-insulator wafer from the chamber.

7. The method of claim 6 wherein performing the passivation process comprises exposing the cleaved surface of the silicon-on-insulator wafer to an ultraviolet light that results in the formation of the thin layer of oxide on the cleaved surface.

8. The method of claim 7 wherein the bonded wafer pair is cleaved in a passivating environment within the chamber that includes one or more passivating substances.

9. The method of claim 6 wherein performing the passivation process comprises exposing the cleaved surface of the silicon-on-insulator wafer to a corona discharge.

10. The method of claim 9 wherein exposing the cleaved surface of the silicon-on-insulator wafer to the corona discharge results in the formation of the thin layer of oxide on the cleaved surface.

11. The method of claim 6 wherein performing the passivation process comprises exposing the cleaved surface of the silicon-on-insulator wafer to a wet chemical oxide.

12. The method of claim 11 wherein exposing the cleaved surface of the silicon-on-insulator wafer to the wet chemical oxide results in the formation of the thin layer of oxide on the cleaved surface.

13. The method of claim 11 wherein the wet chemical oxide is ozonated water.

14. The method of claim 11 wherein the wet chemical oxide includes hydrogen peroxide.

15. The method of claim 6 wherein passivating the cleaved surface of the silicon-on-insulator wafer in-situ comprises passivating the cleaved surface in the chamber in which the bonded wafer pair is cleaved.

16. A method of performing a passivation process on a layered silicon structure in a second chamber adjoining a first chamber in which the layered silicon structure is formed, the method comprising the steps of:

forming the layered silicon structure in the first chamber, the layered structure having a surface;

transferring the layered silicon structure from the first chamber to the second chamber without exposing the layered silicon structure to atmosphere outside the chambers;

performing a passivation process on the surface of the layered silicon structure; and

removing the layered silicon structure from the second chamber.

17. The method of claim 16 wherein the transferring step includes transferring the layered silicon structure on a trolley.

18. The method of claim 17 wherein the first chamber and the second chamber include an inert atmosphere.

19. The method of claim 16 wherein performing the passivation process comprises exposing the surface of the layered silicon structure to at least one of: a gaseous form of ozone, ultraviolet light, a corona discharge, a wet chemical oxide, ozonated water, an oxidizing glow discharge plasma process, and hydrogen peroxide.

20. The method of claim 19 wherein performing the passivation process comprises results in the thin layer of oxide on the surface of the layered silicon structure.

1/8

FIG. 1





FIG. 2



2/8

FIG. 3





FIG. 4



3/8

FIG. 5






FIG. 6




4/8

FIG. 7




5/8

FIG. 8




6/8

FIG. 9



7/8

FIG. 10



8/8

FIG. 11

