

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
21 April 2011 (21.04.2011)

(10) International Publication Number
WO 2011/046898 A1

(51) International Patent Classification:

H01S 3/10 (2006.01)

Eighth Floor, San Francisco, California 94111-3834 (US).

(21) International Application Number:

PCT/US2010/052249

(22) International Filing Date:

12 October 2010 (12.10.2010)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

61/251,143 13 October 2009 (13.10.2009) US
61/251,132 13 October 2009 (13.10.2009) US

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(71) Applicant (for all designated States except US): SKOR-PIOS TECHNOLOGIES, INC. [US/US]; 5600 Eubank Boulevard NE, Suite 170, Albuquerque, New Mexico 87111 (US).

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

(72) Inventors; and

(75) Inventors/Applicants (for US only): DALLESASSE, John M. [US/US]; 5600 Eubank Boulevard NE, Suite 170, Albuquerque, New Mexico 87111 (US). KRA-SULICK, Stephen B. [US/US]; 5600 Eubank Boulevard NE, Suite 170, Albuquerque, New Mexico 87111 (US). KOZLOVSKY, William [US/US]; 5600 Eubank Boulevard NE, Suite 170, Albuquerque, New Mexico 87111 (US).

(74) Agents: LARGENT, Craig C. et al.; Townsend and Townsend and Crew LLP, Two Embarcadero Center,

Published:

- with international search report (Art. 21(3))
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments (Rule 48.2(h))

(54) Title: METHOD AND SYSTEM FOR HYBRID INTEGRATION OF A TUNABLE LASER




FIG. 1A

(57) Abstract: A tunable laser includes a substrate comprising a silicon material and a gain medium coupled to the substrate. The gain medium includes a compound semiconductor material. The tunable laser also includes a waveguide disposed in the substrate and optically coupled to the gain medium, a first wavelength selective element characterized by a first reflectance spectrum and disposed in the substrate, and a second wavelength selective element characterized by a second reflectance spectrum and disposed in the substrate. The tunable laser further includes an optical coupler disposed in the substrate and joining the first wavelength selective element, the second wavelength selective element, and the waveguide and an output mirror.

WO 2011/046898 A1

METHOD AND SYSTEM FOR HYBRID INTEGRATION OF A TUNABLE LASER

CROSS-REFERENCES TO RELATED APPLICATIONS

5

[0001] This present application claims priority to U.S. Provisional Patent Applications No. 61/251,132 and 61/251,143, filed on October 13, 2009, the disclosures of which are hereby incorporated by reference in their entirety for all purposes.

10

BACKGROUND OF THE INVENTION

15

[0002] Advanced electronic functions such as photonic device bias control, modulation, amplification, data serialization and de-serialization, framing, routing, and other functions are typically deployed on silicon integrated circuits. A key reason for this is the presence of a global infrastructure for the design and fabrication of silicon integrated circuits that enables the production of devices having very advanced functions and performance at market-enabling costs. Silicon has not been useful for light emission or optical amplification due to its indirect energy bandgap. This deficiency has prevented the fabrication of monolithically integrated opto-electronic integrated circuits on silicon.

20

[0003] Compound semiconductors such as indium phosphide, gallium arsenide, and related ternary and quaternary materials have been extremely important for optical communications, and in particular light emitting devices and photodiodes, because of their direct energy bandgap. At the same time, integration of advanced electrical functions on these materials has been limited to niche, high-performance applications due to the much higher cost of fabricating devices and circuits in these materials.

25

[0004] Silicon integrated circuits ("ICs") have dominated the development of electronics and many technologies based upon silicon processing have been developed over the years. Their continued refinement led to nanoscale feature sizes that can be critical for making complementary metal oxide semiconductor CMOS circuits. On the other hand, silicon is not a direct bandgap materials. Although direct bandgap materials, including III-V compound

semiconductor materials, such as indium phosphide, have been developed, there is a need in the art for improved methods and systems related to photonic ICs utilizing silicon substrates.

[0005] Thus, there is a need in the art for improved methods and systems related to hybrid integration of silicon and compound semiconductor devices.

5

SUMMARY OF THE INVENTION

[0006] Embodiments of the present invention relate to hybrid-integrated silicon photonics. More particularly, embodiments of the present invention relate to an apparatus and method of hybrid integration of compound semiconductor chips with tuning elements monolithically integrated onto a silicon base and the like.

[0007] According to an embodiment of the present invention, techniques related to photonic integration are provided. Merely by way of example, embodiment of the present invention have been applied to methods and systems for fabricating and operating a tunable laser utilizing a hybrid design. More particularly, an embodiment of the present invention includes a hybrid system including a semiconductor laser device fabricated in a first material system and a wavelength tuning device fabricated in a second material system. In some embodiments, the tunable laser is fabricated using bonding methodology described herein. However, the scope of the present invention is broader than this application and includes other photonic systems.

[0008] According to an embodiment of the present invention, a tunable laser includes a substrate including a silicon material and a gain medium coupled to the substrate. The gain medium includes a compound semiconductor material. The tunable laser also includes a waveguide disposed in the substrate and optically coupled to the gain medium and a first wavelength selective element characterized by a first reflectance spectrum and disposed in the substrate. The tunable laser also includes a second wavelength selective element characterized by a second reflectance spectrum and disposed in the substrate. The tunable laser further includes an optical coupler disposed in the substrate and joining the first wavelength selective element, the second wavelength selective element, and the waveguide and an output mirror.

[0009] According to another embodiment of the present invention, a method of operating a tunable laser is provided. The method includes tuning a first modulated grating reflector and tuning a second modulated grating reflector. The first modulated grating reflector is

characterized by a first reflectance spectra including a first plurality of reflectance peaks and the second modulated grating reflector is characterized by a second reflectance spectra including a second plurality of reflectance peaks. The method also includes generating optical emission from a gain medium comprising a compound semiconductor material and waveguiding the optical emission to pass through an optical coupler. The method further includes reflecting a portion of the optical emission having a spectral bandwidth defined by an overlap of one of the first plurality of reflectance peaks and one of the second plurality of reflectance peaks, amplifying the portion of the optical emission in the gain medium, and transmitting a portion of the amplified optical emission through an output mirror.

10 [0010] According to an embodiment of the present invention, techniques related to semiconductor fabrication processes are provided. Merely by way of example, embodiments of the present invention have been applied to methods and systems for bonding heterogeneous substrates for use in photonic integration applications. More particularly, an embodiment of the present invention utilizes a hybrid bonding structure including a metal/semiconductor bond and a semiconductor/semiconductor bond in order to achieve low optical loss and high electrical conductivity. The semiconductor/semiconductor bond may be an interface assisted bond. However, the scope of the present invention is broader than this application and includes other substrate bonding techniques.

15 [0011] According to an embodiment of the present invention, a hybrid integrated optical device is provided. The hybrid integrated optical device includes a substrate including a silicon layer and a compound semiconductor device bonded to the silicon layer. The hybrid integrated optical device also includes a bonding region disposed between the silicon layer and the compound semiconductor device. The bonding region includes a metal-semiconductor bond at a first portion of the bonding region. The metal-semiconductor bond includes a first pad bonded to the silicon layer, a bonding metal bonded to the first pad, and a second pad bonded to the bonding metal and the compound semiconductor device. The bonding region also includes an interface assisted bond at a second portion of the bonding region. The interface assisted bond includes an interface layer positioned between the silicon layer and the compound semiconductor device. The interface assisted bond provides an ohmic contact between the silicon layer and the compound semiconductor device.

[0012] According to another embodiment of the present invention, a method of fabricating a hybrid integrated optical device is provided. The method includes providing a substrate comprising a silicon layer and providing a compound semiconductor device. The method also includes forming a bonding region disposed between the silicon layer and the compound semiconductor device. The bonding region includes a metal-semiconductor bond at a first portion of the bonding region. The metal-semiconductor bond includes a first pad bonded to the silicon layer, a bonding metal bonded to the first pad, and a second pad bonded to the bonding metal and the compound semiconductor device. The bonding region also includes an interface assisted bond at a second portion of the bonding region. The interface assisted bond includes an interface layer positioned between the silicon layer and the compound semiconductor device, wherein the interface assisted bond provides an ohmic contact between the silicon layer and the compound semiconductor device.

[0013] Numerous benefits are achieved by way of the present invention over conventional techniques. For example, embodiments of the present invention provide methods and systems suitable for reducing the size and power consumption of optical communications systems, relaxing the requirements for stringent temperature control of the devices, and improving the laser linewidth through minimizing refractive index fluctuations in the device. For example, embodiments of the present invention provide methods and systems suitable for providing a bond with good mechanical strength, good electrical conductivity, sufficient compliance to allow the composite or hybrid bonding of semiconductor materials with different coefficients of thermal expansion with good reliability, and which also has good optical transparency. This combination of benefits allows both electrical and optical functionality across the bonded interface between two or more distinct semiconductor materials. These and other embodiments of the invention along with many of its advantages and features are described in more detail in conjunction with the text below and attached figures.

BRIEF DESCRIPTION OF THE DRAWINGS

[0014] FIG. 1A is a simplified plan view illustrating a hybrid integrated tunable laser according to an embodiment of the present invention;

30 [0015] FIG. 1B is a simplified cross-sectional view illustrating a hybrid integrated tunable laser according to a particular embodiment of the present invention;

[0016] FIG. 1C is a simplified cross-sectional view illustrating a hybrid integrated tunable laser according to a specific embodiment of the present invention;

[0017] FIG. 2A is a cross-sectional view at cross section A-A' as illustrated in FIG. 1A;

[0018] FIG. 2B is a cross-sectional view at cross section B-B' as illustrated in FIG. 1A;

5 [0019] FIG. 3A is a simplified perspective view of a waveguide according to an embodiment of the present invention;

[0020] FIG. 3B is a simplified cross-sectional view at a high index portion of the waveguide illustrated in FIG. 3A according to an embodiment of the present invention;

10 [0021] FIG. 3C is a simplified cross-sectional view at a low index portion of the waveguide illustrated in FIG. 3A according to an embodiment of the present invention;

[0022] FIG. 3D is a contour plot illustrating a TE mode for the high index portion of the waveguide illustrated in FIG. 3B;

[0023] FIG. 3E is a contour plot illustrating a TM mode for the high index portion of the waveguide illustrated in FIG. 3B;

15 [0024] FIG. 3F is a contour plot illustrating a TE mode for the low index portion of the waveguide illustrated in FIG. 3C;

[0025] FIG. 3G is a contour plot illustrating a TM mode for the low index portion of the waveguide illustrated in FIG. 3C;

[0026] FIG. 4A illustrates a reflectance spectrum for a first modulated grating reflector according to an embodiment of the present invention;

20 [0027] FIG. 4B illustrates a reflectance spectrum for a second modulated grating reflector according to an embodiment of the present invention;

[0028] FIG. 4C illustrates an overlay of the reflectance spectra shown in FIG. 4A and FIG. 4B;

[0029] FIG. 4D illustrates constructive interference between the reflectance spectra shown in FIG. 4A and FIG. 4B;

25 [0030] FIG. 5A is a plot illustrating operating wavelength as a function of temperature change according to an embodiment of the present invention;

[0031] FIG. 5B illustrates wavelength shifting of a reflectance spectrum as a function of index of refraction according to an embodiment of the present invention;

[0032] FIG. 6 is a simplified flowchart illustrating a method of operating a hybrid integrated laser according to an embodiment of the present invention;

5 [0033] FIG. 7 illustrates an example of a photodiode with a low stress bond between a III-V substrate and a silicon substrate;

[0034] FIG. 8 illustrates a bonded structure according to an embodiment of the present invention;

10 [0035] FIG. 9 illustrates a phase diagram showing alloy stability according to an embodiment of the present invention;

[0036] FIG. 10 is a simplified schematic diagram of a compound semiconductor structure bonded to a silicon substrate according to an embodiment of the present invention;

[0037] FIGS. 11A-11C are simplified schematic diagrams illustrating bond interfaces according to an embodiment of the present invention;

15 [0038] FIGS. 12A-12B are simplified schematic diagrams illustrating bond interfaces according to another embodiment of the present invention;

[0039] FIG. 13 is a simplified flowchart illustrating a method of fabricating a hybrid semiconductor structure according to an embodiment of the present invention; and

20 [0040] FIG. 14 is a simplified flowchart illustrating a method of fabricating a hybrid semiconductor structure according to another embodiment of the present invention.

DETAILED DESCRIPTION OF THE INVENTION

[0041] Hybrid integration on silicon is preferable for the commercial deployment of optoelectronic integrated circuits. Silicon is a preferable material for electronic integration. 25 Silicon technology has advanced such that extremely complex electronic functions can be realized very inexpensively. Silicon is also a good material for constructing low loss optical waveguides. However, monolithic integration of light generating or detecting functions has been prevented in silicon because it is an indirect bandgap material. Conversely, compound

semiconductor materials, including III-V materials such as indium phosphide are well suited for light generation and detection because of their physical properties such as being direct bandgap materials. These materials are complex material systems with small substrates and relatively (compared to silicon) low yields. As such, constructing devices with a high level of functionality 5 is currently cost prohibitive.

[0042] Embodiments of the present invention relate to an apparatus and method for hybrid integration of compound semiconductor devices with tuning elements monolithically integrated onto a silicon base or similar material. Preferably, hybrid integration is the method to overcome the specific deficiencies of silicon and compound semiconductors while capitalizing on their 10 respective strengths. Embodiments of the present invention preferably utilize the complex electronic functionality in available using silicon devices to minimize cost, and the optical functions (e.g., light generation and detection) available using III-V materials to form hybrid integrated systems. Some embodiments of the present invention remove functionality from the III-V material system and transfer such functionality to the silicon system to improve system 15 performance.

[0043] Embodiments of the present invention utilize photonic apparatus fabricated using compound semiconductor material systems that are mounted onto silicon integrated circuit platforms and the like. Embodiments of the present invention achieve photonic integration by utilizing a plurality of techniques and apparatus that do not historically rely on a direct energy 20 bandgap, including, but not limited to, waveguides, optical multiplexers, optical demultiplexers, optical modulators, and the like, that can be fabricated using silicon and similar materials. Embodiments of the present invention optionally include, but are not limited to, methods of modifying the refractive index of silicon via current injection or local heating.

[0044] Embodiments of the present invention include, but are not limited to, optionally 25 utilizing the laser devices that serve as the initial source of optical energy. In today's dense wavelength division multiplexing ("DWDM") systems, the laser sources are typically fixed-wavelength distributed feedback lasers or tunable lasers. Tunable lasers preferably provide additional flexibility to the optical communications network operators. Some DWDM systems can use lasers with up to 80 different wavelengths. A single tunable laser is capable of tuning to 30 any of those wavelengths. One tunable laser can be inventoried and used to replace any of 80 fixed wavelength lasers, thereby reducing the required inventory levels and the associated costs.

[0045] The term "silicon" as used throughout this application includes but is not limited to tetravalent nonmetallic elements and the like. The term "laser" as used throughout the specification includes but is not limited to an acronym for light amplification by stimulated emission of radiation; and/or an optical device that produces an intense monochromatic beam of

5 coherent light. The term "SOI" and/or "Silicon on Insulator" stands for, a type of substrate material as used throughout this specification includes but is not limited to grating and tuning testing. The term "DWDM" and/or "Dense Wavelength Division Multiplexing" as used throughout this application includes but is not limited to a technique utilized by the optical communications industry to maximize system bandwidth while minimizing capital expenditures

10 and operational expenditures. These costs are minimized through the use of DWDM techniques because the system operators can increase their system bandwidth simply by adding another optical wavelength as opposed to needing to deploy additional optical fibers which usually requires significant expense. The term "bandgap" as used throughout this application includes but is not limited to an energy range in a solid where no electron states exist; and/or the energy

15 difference between the top of the valence band and the bottom of the conduction band; and/or the amount of energy required to free an outer shell electron from its orbit about the nucleus to a free state; and/or any combination thereof. The term "photonic integration" as used throughout this application includes but is not limited to the meaning to make into a whole or make part of a whole multiple functions and reduce packaging size by an order of magnitude, for example,

20 while matching the performance of a subsystem built with discrete components. The term "gain media" and interchangeably "gain chip" as used throughout this application includes but is not limited to the source of optical gain within a laser. The gain generally results from the stimulated emission of electronic or molecular transitions to a lower energy state from a higher energy state. The term "InP" or "Indium Phosphide", as used throughout this application is used

25 interchangeably with the phrase "III-V compound semiconductor".

[0046] Fig. 1A is a simplified plan view illustrating a hybrid integrated tunable laser according to an embodiment of the present invention. As illustrated in FIG. 1A, laser 10 is a hybrid integrated structure including both active and passive elements disposed on or fabricated in a silicon substrate 22. Although a silicon substrate 22 is illustrated, this is intended to include a

30 variety of semiconductor devices fabricated using the silicon material system. Such devices include CMOS circuitry, current sources, laser drivers, thermal system controllers, passive optical elements, active optical elements, and the like.

[0047] Referring to FIG. 1A, a first modulated grating reflector 12 and a second modulated grating reflector 14 are fabricated on the silicon substrate 22. Modulated grating reflectors 12 and 14 are preferably modifiable to adjust the refractive index. The first modulated grating reflector 12 and the second modulated grating reflector 14 are examples of wavelength selective elements that are utilized according to embodiments of the present invention. The illustration of the use of modulated grating reflectors in FIG. 1A is not intended to limit the scope of the present invention but merely to provide examples of wavelength selective elements. Other wavelength selective elements can be utilized in embodiments of the present invention. As described more fully below, the wavelength selective elements can be sampled Bragg gratings or sampled distributed feedback reflectors that provide a comb of reflectance peaks having a variable comb spacing over a tunable wavelength range. Embodiments of the present invention are not limited to these implementations and photonic crystals, etalon structures, MEMS devices, ring resonators, arrayed-waveguide grating devices, Mach-Zehnder lattice filters, and the like can be employed as wavelength selective elements. A benefit provided by the wavelength selective elements discussed herein is a reflection spectra including a single or multiple peaks that can be shifted through the use of a controllable parameter such as current, voltage, temperature, mechanical force, or the like.

[0048] As an example, heaters integrated into the silicon substrate can be utilized to locally change the temperature of the region surrounding the modulated grating reflectors and thereby, the index of refraction. As described more fully below, the ability to control the local index of refraction provides the functionality of varying the reflectivity of the modulated grating reflectors and the output wavelength of the hybrid integrated device.

[0049] Laser 10 further includes, but is not limited to, multimode interference coupler 16 and one or multiple phase adjustment sections 18. The phase adjustment section 18 can also be referred to as a phase control region that provides for correction of phase misalignment between the output of the coupler section, which may be implemented through wavelength selective devices (e.g., the grating sections) and the gain media 20. In the illustrated embodiment, the phase adjustment section 18 is positioned between the multimode interference coupler 16 and the gain media 20, however, other embodiments locate this element in different locations providing the same or similar performance characteristics.

[0050] The coupler section, which may be implemented through the use of a multimode interference coupler, y-branch, or other method, splits and recombines light from two or more tuning sections. The multimode interference coupler, which is based upon the principle that coherent light launched from a waveguide (input waveguide) into a propagation section will self image at periodic intervals, can be used to efficiently achieve $n \times m$ splitting ratios. In this instance, the design is optimized for a 1×2 split but other splitting ratios may be employed in the case where there are either multiple gain chips or more than 2 tuning arms. An advantage provided by the illustrated device is that coherent light returning from the tuning arms, where the phase relationship of the light is fixed, can be coupled back into the launch waveguide with minimal excess loss. In order to ensure that the interference pattern of the returning light has maximum overlap with the input waveguide, a phase adjustment section may be implemented in one or more of the branch arms. In addition to phase adjustment in the branch arms, a phase adjustment section 18 is utilized in the waveguide section leading from the coupler 16 to the gain chip 20. This phase adjustment section, which can be implemented through a device such as a heater or current injection electrode, which changes the refractive index in the waveguide layer under the device, serves to provide an overlap between the cavity modes of the device and the grating mode selected by tuning section.

[0051] As illustrated in FIG. 1A, gain media 20 (also referred to as a gain chip) fabricated using a compound semiconductor material system is integrated with the silicon substrate 22 in a hybrid configuration. The compound semiconductor material, which is direct bandgap, provides optical gain for the laser device. The hybrid integration or attachment of the gain media (and/or other compound semiconductor elements) to the silicon substrate can be provided in one or several manners. In a particular embodiment, the hybrid integration is performed using the methods and systems described in the related application reference in paragraph [0002]. In addition to gain media, absorptive media fabricated using compound semiconductor materials can be integrated with the silicon substrate. Embodiments of the present invention integrate III-V devices and structures acting as gain and/or absorption regions with silicon photonics elements in which optical and/or electrical functionality is provided. The silicon photonic elements may include CMOS circuitry and the like. One of ordinary skill in the art would recognize many variations, modifications, and alternatives.

[0052] As discussed in more detail in relation to FIGS. 4-4D, modulated grating reflectors 12 and 14 provide feedback at one end of the laser 10. Feedback in the form of a front facet

reflector is provided by a low reflectance coating (e.g., a dielectric coating with a reflectance of a few percent, for example, ~1-10%) applied to the gain media on surface 21. Alternatively, a distributed feedback (e.g., a grating) structure could be integrated into the silicon substrate to provide feedback for the laser cavity. In another embodiment, a low reflectance coating is applied to a surface of the silicon substrate. One of ordinary skill in the art would recognize many variations, modifications, and alternatives. As illustrated in FIG. 1A, optical functionality other than optical gain has been transferred from the III-V materials in which it is typically located and integrated into the silicon materials, thereby increasing device yield in comparison with designs that are fully integrated in III-V materials. In the illustrated embodiment, the tunable reflective sections (also referred to as wavelength selective devices) and other optical functions are performed in the silicon material.

[0053] FIG. 1A also illustrates heater element 26 and temperature sensor 28 associated with first modulated grating reflector 12 and heater element 27 and temperature sensor 29 associated with the second modulated grating reflector. In an embodiment, the heater element can be a thin film resistor formed through the vacuum deposition of a material such as W, NiCr, TaN, WSi, RuO₂, PbO, Bi₂Ru₂O₇, Bi₂Ir₂O₇, or the like.

[0054] In an embodiment, the temperature sensor can be a resistive thermal device (RTD), a thermocouple, a p-n junction, or the like. By flowing a current through the heaters, the temperature of the region surrounding the modulated grating reflectors can be modified in order to modify the index of refraction and the reflectance profile as a result. Phase adjustment section 18, which also may use the temperature dependence of the refractive index to control the effective optical length and thereby the phase of light, is also provided with a heater and a temperature sensor to provide similar functionality and wavelength tunability.

[0055] Some embodiments of the present invention utilize thermal tuning to achieve index of refraction changes in the silicon-based modulated grating reflectors. One of the benefits available using thermal tuning is a significant reduction in the short time scale variations in index of refraction that are produced using thermal tuning in comparison to these variations achieved using current tuning in InP material system. Such improvement in refractive index stability will result in a laser linewidth significantly narrower than can be achieved using other approaches.

As will be evident to one of skill in the art, the stable tuning provided by embodiments of the present invention enables use of the lasers described herein in DWDM applications and other

applications utilizing precisely tuned lasers. As an example, advanced modulation techniques such as DQPSK can benefit from use of the lasers described herein.

[0056] The phase adjustment section operates through the modification of the refractive index of the waveguide section contained therein. Through modification of the refractive index, the phase angle of the light exiting the phase adjustment device relative the input phase angle can be precisely controlled. This allows the alignment of laser cavity modes with grating modes. In the illustrated embodiment, the phase adjustment device 18 includes a heater 19 and a temperature sensor (e.g., an RTD) 17.

[0057] FIG. 1B is a simplified cross-sectional view illustrating a hybrid integrated tunable laser according to a particular embodiment of the present invention. As illustrated in FIG. 1B, direct coupling between the waveguide in the gain media and the waveguide in the silicon layer is utilized. The heater element and the temperature sensor (e.g., an RTD) are illustrated for the phase adjustment section as well as the modulated grating reflector sections. An encapsulant is illustrated over the modulated grating reflector sections. The encapsulant provides for electrical isolation among other features.

[0058] FIG. 1C is a simplified cross-sectional view illustrating a hybrid integrated tunable laser according to a specific embodiment of the present invention. The structure illustrated in FIG. 1C is similar to that illustrated in FIG. 1B except that evanescent coupling between the waveguide in the gain media and the waveguide in the silicon layer is utilized.

[0059] Referring to FIG. 1B, a Controlled Index Layer is illustrated that is not necessarily the same as the index matching layer illustrated in FIG. 2B. The controlled index layer can be used for mode shaping in the silicon waveguide, for example, by using air, SiO_2 or the like. According to some embodiments of the present invention, a higher index material is utilized to broaden the mode in the silicon waveguide such that optical coupling to the gain media is improved. If the controlled index layer is not an insulator, an encapsulant layer may also be used between the heater metal and controlled index layer. As illustrated in FIGS. 1B and 1C, either direct coupling (also known as butt coupling) or evanescent coupling of the gain media to the silicon waveguide may be used.

[0060] Referring to FIG. 1C, the optical coupler, which may be a device such as a MMI (multimode interference coupler) is illustrated. In some embodiments, an MMI can be formed

using an unguided propagation region. Additionally, although not illustrated in FIGS. 1A-1C, a second phase adjust region may be provided in one of the legs of the Y-branched structure in addition to the phase adjustment section illustrated at the output of the tuning section.

[0061] FIG. 2A is a cross-sectional view at cross section A-A' as illustrated in FIG. 1A. The silicon substrate 22 is illustrated as well as a silicon-on-insulator (SOI) oxide layer 23 and an SOI silicon layer 24. In the embodiment shown, a portion of the SOI silicon layer has been removed using an etching or other process to provide a recessed region into which the gain chip has been inserted. Such etching may not be performed in the case where evanescent coupling of the light from the gain chip into the silicon waveguide is used. The gain chip is bonded to the

silicon substrate in the embodiment illustrated in FIG. 2A using a metal/metal structural bond at locations 25 that provide an electrical bond between the hybrid elements. Additionally, a metal/semiconductor or a semiconductor/semiconductor bond is illustrated. Combinations of these bonding techniques can be implemented as well. One of ordinary skill in the art would recognize many variations, modifications, and alternatives.

[0062] FIG. 2B is a cross-sectional view at cross section B-B' as illustrated in FIG. 1A. As will be evident to one of skill in the art, the optical waveguide in the gain chip will be coupled to an optical waveguide in the SOI silicon layer. An index matching region is provided at the interface between the gain chip and the SOI silicon layer to facilitate a high degree of optical coupling between the hybrid devices and to reduce or minimize parasitic reflections. The index matching region can be filled with an appropriate index matching material, remain empty, have optical coatings applied to the surfaces of the hybrid devices as illustrated at facets 26 and/or 27, combinations thereof, or the like.

[0063] Referring once again to FIG. 1A first modulated grating reflector 12 provides optical feedback creating a comb of reflected optical wavelengths. Second modulated grating reflector 14 provides optical feedback characterized by a different optical period, thereby resulting in a variable set of reflected wavelengths. The two combs of wavelengths are combined in optical coupler 16. The combs overlap and lasing preferably occurs due to constructive interference. Optionally, where the combs do not overlap, lasing is preferably prevented due to destructive interference. Specific optical spectra of first modulated grating reflector 12 and/or second modulated grating reflector 14 can be modified by varying the refractive index. The refractive index is preferably modified by varying the temperature of the modulated grating reflectors 12,

14 using a heating element. The amount of heating is optionally monitored through use of an RTD element.

[0064] Phase adjustment is provided using phase adjustment region 18 to compensate for small phase offsets between the reflection spectra from first modulated grating reflector 12 and the 5 second modulated grating reflector 14. Embodiments of the present invention comprise functional blocks that can be realized in a compound semiconductor such as indium phosphide, and/or silicon and/or similar material. Embodiments of the present invention comprise tuning by modifying the refractive index of the silicon and the like, preferably using a thermal technique.

[0065] In embodiments of the present invention, the gain media, which preferably uses a 10 direct-bandgap material, can be realized in a compound semiconductor material. Other embodiments of the present invention include functional blocks that can be realized in silicon material systems. Embodiments of the present invention utilize a hybrid-approach that is preferable for a variety of reasons that include, but are not limited to: manufacturing components using methods that can result in high-yields at low cost; virtually unlimited levels of 15 additional integration can be achieved because of the complexity of the III-V material system as compared to the Si material system, and the like. Therefore, embodiments of the present invention encompass substantially all necessary circuits to control the operation of the tunable laser and can also be monolithically integrated with silicon-based devices.

[0066] It should be noted that while embodiments of the present invention have been 20 implemented in relation to products produced by the semiconductor industry, embodiments of the present invention are also useful in optical communications networks for the telecommunications industry, the enterprise communications industry, high-performance computing interconnects, back-plane optical interconnects, chip-to-chip optical interconnects, intra-chip optical interconnects, and the like. In addition to these communication applications, 25 embodiments of the present invention also have applications in the medical device industry.

[0067] The following figures illustrate an analysis and applications of waveguides created in silicon using an SOI substrate with a silicon dioxide cap layer. This material system is merely described by way of example and embodiments of the present invention can be implemented in other material systems.

[0068] FIG. 3A is a simplified perspective view of a waveguide according to an embodiment of the present invention. As illustrated in FIG. 3A, a waveguide structure is formed with a periodic variation in thickness of one or more layers making up the waveguide. In the illustrated embodiment, the SOI silicon layer varies in thickness with a high portion having thickness H and a low portion having thickness H-h. The width of the waveguide is W. For purposes of clarity, only the top two SOI layers (i.e., the SOI oxide layer and the SOI silicon layer) are illustrated in FIGS. 3A-3C. FIG. 3B is a simplified cross-sectional view at a high index portion of the waveguide illustrated in FIG. 3A according to an embodiment of the present invention. FIG. 3C is a simplified cross-sectional view at a low index portion of the waveguide illustrated in FIG. 3A according to an embodiment of the present invention. It should be noted that the top SiO_2 layer shown in these figures may be replaced by another index-controlled layer such as air, TiO_2 , SiC , ZnS , Nb_2O_5 , HfO_2 , ZrO_2 . As will be evident to one of skill in the art, the indexes of the various materials will impact the shape of the optical modes.

[0069] The waveguide structure was analyzed to determine an effective index for the various sections of the waveguide. A vector EM mode solver was used and applied to two different single mode ridge waveguides with two different ridge heights. The effective indices n_H and n_L and mode profiles could be extracted, then the full three-dimensional problem was a one-dimensional problem, with the one-dimensional transfer matrix method efficiently simulating the multi-layer structures. The index difference created reflections that accumulated coherently over the length result in differing reflectances versus wavelength.

[0070] FIG. 3D is a contour plot illustrating a TE mode for the high index portion of the waveguide illustrated in FIG. 3B. FIG. 3E is a contour plot illustrating a TM mode for the high index portion of the waveguide illustrated in FIG. 3B. FIG. 3F is a contour plot illustrating a TE mode for the low index portion of the waveguide illustrated in FIG. 3C. FIG. 3G is a contour plot illustrating a TM mode for the low index portion of the waveguide illustrated in FIG. 3C.

[0071] FIG. 4A illustrates a reflectance spectrum for a first modulated grating reflector according to an embodiment of the present invention and FIG. 4B illustrates a reflectance spectrum for a second modulated grating reflector according to an embodiment of the present invention. As illustrated in FIG. 4A, the grating structure includes a superstructure grating (SSG) in which periodically modulated gratings provide a comb-like reflection spectrum. In these gratings, multiple elements of periodicity are provided such that the mode spacing

associated with the grating is overlaid with an envelope. The spacing between the modes of the comb will be a function of the height and other features of the grating features formed in the waveguide.

[0072] As an example of an SSG, the reflectance spectrum illustrated in FIG. 4A was obtained

5 using the following 3-step modulated superstructure grating parameters:

$$\text{Duty cycles} = [0.5 \ 0.5 \ 0.5]$$

$$\text{Periods} = [227.7 \ 230 \ 232.3] \text{ nm}$$

$$N_{\text{sub}} = [110 \ 109 \ 108]$$

$$\Lambda_s = (25.047+25.07+25.088) = 75.205 \text{ } \mu\text{m}$$

10 $n_H = 3.3757; \ n_L = 3.3709;$

$$\Delta n = n_H - n_L = 0.0048$$

$$N_p = 11$$

Total number of periods = 3597 mixed periods

For these grating parameters, a mode spacing of $\Delta\lambda_l = 4.7 \text{ nm}$ was achieved.

15 **[0073]** As another example of a SSG, the reflectance spectrum illustrated in FIG. 4B was obtained using the following 3-step modulated superstructure grating parameters:

$$\text{Duty cycles} = [0.5 \ 0.5 \ 0.5]$$

$$\text{Periods} = [228.2 \ 230 \ 231.8] \text{ nm}$$

$$N_{\text{sub}} = [131 \ 130 \ 129]$$

20 $\Lambda_s = (29.894+29.9+29.902) = 89.696 \text{ } \mu\text{m}$

$$n_H = 3.3757; \ n_L = 3.3709;$$

$$\Delta n = n_H - n_L = 0.0048$$

$$N_p = 11$$

Total number of periods = 4290 mixed periods

For these grating parameters, a mode spacing of $\Delta\lambda_2 = 4.0$ nm was achieved.

5 [0074] FIG. 4C illustrates an overlay of the reflectance spectra shown in FIG. 4A and FIG. 4B. FIG. 4D illustrates constructive interference between the reflectance spectra shown in FIG. 4A and FIG. 4B. The first and second modulated grating reflectors are designed to provide different peak spacings such that only a single peak is aligned. Thus, only one cavity mode is selected for lasing. As described below, the single peak can be widely tuned over wavelength space based on thermal effect, free carrier injection, or the like. Although embodiments of the present invention are illustrated in relation to operation and tunability around 1550 nm, other wavelengths are available using appropriate semiconductor laser materials.

10 [0075] Thus, implementations of the silicon hybrid tunable laser of the present invention was capable of tuning over the substantially entire wavelength range of interest. Tuning can be achieved, as described more fully below using several techniques including thermal tuning. Referring once again to FIGS. 4A and 4B, the illustrated embodiment is operable over a range of temperatures including 40°C. Tuning of the laser wavelength can be considered as follows: the 15 comb of wavelengths illustrated in FIG. 4A is created by the first modulated grating reflector 12 illustrated in FIG. 1A. The comb of wavelengths illustrated in FIG. 4B is created by the second modulated grating reflector 14 illustrated in FIG. 4B. The overlay of the first comb and the second comb is illustrated in FIG. 4C and demonstrates the combination of the wavelengths obtained from the first modulated grating reflector 12 and the second modulated grating reflector 14. The constructive interference between the two wavelength combs is illustrated in FIG. 4D, with substantially a single peak in the reflectance profile. The one strong reflection peak thus produces the single laser mode, which is the only mode supported by the combined reflectances. In an embodiment, the spectrum illustrated in FIG. 4D will be present as the output of the optical coupler 16 provided to the phase adjustment section 18.

20 [0076] FIG. 5A is a plot illustrating operating wavelength as a function of temperature change according to an embodiment of the present invention. As illustrated in FIG. 5A, the operating wavelength shifts as a function of temperature in a substantially linear manner. As will be evident to one of skill in the art, the shift in wavelength of the reflection peak as a function of temperature (and index of refraction) results in the shift in operating wavelength.

30 [0077] FIG. 5B illustrates wavelength shifting of a reflectance spectrum as a function of index of refraction according to an embodiment of the present invention. For a nominal index ($\Delta n=0$),

the peaks of the comb are located at a first set of wavelengths. As the index of refraction is shifted, for example, by thermal tuning, the comb shifts to a new set of wavelengths as illustrated by the combs associated with $\Delta n=0.003$ and $\Delta n=0.006$. Thus, embodiments of the present invention provide for tunability of silicon photonics in which tuning is accomplished using the 5 thermo optic (TO) effect of silicon. The TO coefficient of silicon is approximately

$$C_{TO} = 2.4 \times 10^4 \text{ K}^{-1}$$

over the temperature range up to 650°C. In the embodiments described herein, a conventional silicon ridge waveguide was used for waveguiding so that the TO is considered to be in the same range as the value given above. The index of refraction due to the TO effect can be expressed as:

10 $\Delta n = C_{TO} \Delta T .$

[0078] Thus, for a temperate change of about 40°C, a change in the index of refraction of about 0.0096 can be provided for silicon material. As illustrated in FIG. 5B, this translates to a change of about 4 nm in laser wavelength change. It should be noted that the dynamic tuning range for each mode can be adjusted by increasing the number of super-periods (N_p).

15 **[0079]** In addition to thermal tuning, embodiments of the present invention can utilize current tuning based on the Kramer-Kronig relation.

[0080] FIG. 6 is a simplified flowchart illustrating a method of operating a hybrid integrated laser according to an embodiment of the present invention. The method 600, which may be utilized in operating a tunable laser, includes tuning a first wavelength selective device (e.g., a 20 first modulated grating reflector disposed in a silicon layer of an SOI wafer) (610) and tuning a second wavelength selective device (e.g., a second modulated grating reflector disposed in the silicon layer of the SOI wafer) (612). The first wavelength selective device is characterized by a first reflectance spectra including a first plurality of reflectance peaks. The second wavelength selective device is characterized by a second reflectance spectra including a second plurality of 25 reflectance peaks. In a particular embodiment, a first modulated grating reflector includes a superstructure grating characterized by a first wavelength spacing between modes and a second modulated grating reflector includes a superstructure grating characterized by a second wavelength spacing between modes that is different than the first wavelength spacing between modes. The wavelength selective devices can include index of refraction adjustment devices 30 such as thermal devices that enable the tuning functionality that is provided. In applications with

thermal devices, temperature sensors such as RTDs can be used to monitor and control thermal inputs. One of ordinary skill in the art would recognize many variations, modifications, and alternatives.

[0081] The method also includes generating optical emission from a gain medium comprising 5 a compound semiconductor material (614) and waveguiding the optical emission to pass through an optical coupler (616). The optical emission may pass through a phase adjustment region. The method further includes reflecting a portion of the optical emission having a spectral bandwidth defined by an overlap of one of the first plurality of reflectance peaks and one of the second plurality of reflectance peaks (618), amplifying the portion of the optical emission in the gain 10 medium (620), and transmitting a portion of the amplified optical emission through an output mirror (622).

[0082] It should be appreciated that the specific steps illustrated in FIG. 6 provide a particular 15 method of operating a hybrid integrated laser according to an embodiment of the present invention. Other sequences of steps may also be performed according to alternative embodiments. For example, alternative embodiments of the present invention may perform the steps outlined above in a different order. Moreover, the individual steps illustrated in FIG. 6 20 may include multiple sub-steps that may be performed in various sequences as appropriate to the individual step. Furthermore, additional steps may be added or removed depending on the particular applications. One of ordinary skill in the art would recognize many variations, modifications, and alternatives.

[0083] Embodiments of the present invention relate to an apparatus and method that preferably uses a bonding stress for wafer bonding and utilizes an intermediate layer to facilitate the transition from silicon and the like to another material for optical coupling as well as electron transport. Embodiments of the present invention preferably incorporate low stress, low 25 temperature wafer bonding known in the industry and preferably comprise a thin film intermediate layer for optical coupling as well electron transport.

[0084] FIG. 7 illustrates an example of a photodiode with a low stress bond between a III-V substrate and a silicon substrate. FIG. 8 illustrates a bonded structure according to an 30 embodiment of the present invention. As illustrated in FIG. 8, two interfaces 712 and 714 are provided. First interface 712 is positioned between a silicon substrate 720 and an intermediate layer 718. Second interface 714 is located between intermediate layer 718 and a second

semiconductor layer 716. Embodiments of the present invention are preferably used in the bonding process to facilitate integration of heterogeneous materials. Embodiments that facilitate integration preferably share the stress due to lattice mismatch between the silicon crystal and the second semiconductor that can form at these two interfaces and can be greatly reduced because 5 of the reduced need for crystalline in the intermediate layer. The intermediate layer can be an alloy whose composition can be graded across the layer to facilitate the bonding at both interfaces 712 and 714.

[0085] Intermediate layer 718 is preferably thin, ranging from between approximately 4-5 monolayers to more than approximately 60-70 monolayers, substantially allowing the optical and 10 thermal conduction properties to be virtually unaffected while the electron transport can preferably be achieved via actual carrier transport across the layer. In some embodiments of the present invention, intermediate layer 718 forms thermal and electric contacts at both the first interface and second interface. Embodiments of the present invention can be used in the fabrication of a plurality of high performance optoelectronic components, including but not 15 limited to modulators, lasers, detectors, amplifiers, couplers, wavelength tunable optical components and/or circuits, combinations thereof, or the like. Embodiments as described herein are applicable to a variety of material systems including silicon as illustrated by silicon substrate 720 and/or the like and second semiconductor materials 716, which can be a compound semiconductor material. Utilizing embodiments of the present invention, heterogeneous 20 materials (e.g., compound semiconductors and silicon substrates can be integrated on a common substrate.

[0086] The term "bandgap" as used throughout this application includes but is not limited to the energy difference between the top of the valence band and the bottom of the conduction band. The term "optical coupling" as used throughout this application includes but is not limited 25 to placing two or more electromagnetic elements including optical waveguides close together so that the evanescent field generated by one element does not decay much before it reaches the other element. The term "electron transport" as used throughout this application includes but is not limited to an electron transport chain coupling a chemical reaction between an electron donor and an electron acceptor to the transfer of H^+ ions across a membrane, through a set of mediating 30 chemical or biochemical reactions. The term "complementary metal oxide semiconductor" as used throughout this application includes but is not limited to technologies for making integrated

circuits, microprocessors, microcontrollers, static RAM, digital logic circuits, analog circuits, and highly integrated transceivers.

[0087] Embodiments of the present invention optionally utilize several features of intermediate layer 718 as illustrated in FIG. 8. According to an embodiment, the thickness of the intermediate layer 718 is very thin, ranging from a few monolayers (i.e., around 10 Å in thickness) to tens of monolayers. In an embodiment, the intermediate layer is deposited using a deposition technique that provides for uniform coverage at small thicknesses. Exemplary deposition techniques include PVD, ALD, sputtering, e-beam deposition, or the like. Intermediate layer 718 is preferably deposited at relatively low temperatures ranging from temperatures less than 200 °C.

10 At these low temperatures, there preferably exist small differences of thermal expansion (i.e., differences in the coefficient of thermal expansion (CTE)) between first interface 712 and second interface 714. Intermediate layer 718 preferably forms thermal contacts at the interfaces and is preferably thermally conductive. Intermediate layer 718 preferably forms good electrical contacts at both interfaces and is preferably electrically conductive. It is not necessary to be 15 crystalline in nature so that the lattice matching at both interfaces is not an issue. In some embodiments, intermediate layer 718 is an alloy material for which the composition varies across the layer.

[0088] Embodiments of the present invention are applicable to an apparatus that includes a semiconductor layer that is provided over an intermediate layer that is provided over a silicon substrate layer. The intermediate layer has a lower thermal conductivity than the semiconductor layer. The apparatus also includes a plurality of interfaces that are provided between the semiconductor layer and the underlying layer(s), thereby preventing crystalline lattice mismatch.

[0089] Embodiments of the present invention also include a bonding method including forming first and second bonding surfaces on first and second materials, respectively, at least one 20 of the bonding surfaces including an intermediate layer. The method also includes enhancing activation of at least one of said first and second bonding surfaces, terminating at least one of said first and second bonding surfaces with species allowing formation of chemical and electrical bonds, and annealing said first and second materials at a temperature.

[0090] FIG. 9 illustrates a phase diagram showing alloy stability according to an embodiment 30 of the present invention. As illustrated in FIG. 9, the stability of the alloy makes such an alloy suitable for use as an intermediate layer such as intermediate layer 718. In some embodiments,

the alloy (e.g., In_xPd_y) has a small thickness to accommodate stress at the semiconductor-semiconductor interface.

[0091] While the embodiments of the invention described herein are directed to wafers used in the semiconductor industry, the invention is also applicable to thermoelectric (TE) cooling

5 technology as well as virtually any application including optical coupling and electron transport.

[0092] Merely by way of example, an intermediate layer suitable for use according to embodiments of the present invention is In_xPd_y , for example, $\text{In}_{0.7}\text{Pd}_{0.3}$, which is an alloy that is stable up to very high temperatures as illustrated in FIG. 9. This alloy forms an ohmic contact at interfaces with both silicon and/or III-V materials for which the doping types at either side can

10 be either p-type or n-type. Thus, embodiments of the present invention provide an intermediate layer that provides both ohmic contact between materials on both sides of the intermediate layer, adhesion, optical quality including transparency (i.e., low optical loss), stress accommodation, and other benefits. Other suitable alloys include germanium palladium, gold/germanium, Au/Sn , Al/Mg , Au/Si , palladium, indium/tin/silver alloys, metal alloys containing Bi , Sn , Zn , Pb , or In , 15 combinations thereof, or the like. The optimal alloy will generally have eutectic or peritectic points, and will allow a bonding process temperature in the 350 °C to 500 °C range.

[0093] FIG. 10 is a simplified schematic diagram of a compound semiconductor structure bonded to a silicon substrate according to an embodiment of the present invention. Referring to FIG. 10, a composite metal/semiconductor bond is illustrated in relation to bonding of a

20 compound semiconductor device 810 to a silicon-based substrate 805. In the embodiment illustrated in FIG. 10, the silicon-based substrate 805 is a silicon-on-insulator (SOI) substrate although this is not required by embodiments of the present invention. The SOI substrate includes a silicon handle layer 806, a silicon oxide layer 807, and a silicon layer 808, which may be single crystal silicon. Planarizing material is used in the embodiment illustrated in FIG. 10 as 25 well as an interconnect metal that provides for electrical conductivity between portions of the compound semiconductor device 810 and the silicon layer 808 of the SOI substrate. In the embodiment illustrated in FIG. 10, the compound semiconductor device 810 extends to a height above the top surface of the silicon layer 808.

[0094] As illustrated in FIG. 10, several bonds are formed between silicon layer 808 and the

30 compound semiconductor device 810. Bond 1 is a metal/metal bond. Associated with Bond 1, pads (not shown in FIG. 10 but illustrated in following figures) are defined on both the SOI

substrate (e.g., silicon layer 808) and the compound semiconductor device 810. These pads can include an adhesion metal such as Ti or Cr and a barrier metal such as Pt or Ni. The metal used for the bonding process will typically be a eutectic solder with a eutectic point in the 350°C - 500°C range. An example of such a eutectic solder is AuGe.

5 [0095] Bond 2 as illustrated in FIG. 10 can be either a direct semiconductor/semiconductor bond or a metal-assisted semiconductor/semiconductor bond. For the metal-assisted semiconductor/semiconductor bond, a thin metal layer (e.g., ranging from one to a few monolayers to a few tens of monolayers) is deposited to improve the robustness of the interface and to better accommodate the CTE differences between silicon and the compound
10 semiconductor device. In an embodiment, the thin metal layer is less than 50 Å in thickness. The very thin interfacial metal will still allow light to pass through without significant attenuation. The direct semiconductor/semiconductor bond can be formed using techniques including either chemical activation or plasma activation of the surfaces and joining the materials together with pressure and low temperature in order to bond the two surfaces together. Direct
15 semiconductor bonding is useful in devices employing evanescent coupling in a waveguide structure as it will have lower optical attenuation than metal-assisted semiconductor bonding.

[0096] FIGS. 11A-11C are simplified schematic diagrams illustrating bond interfaces according to an embodiment of the present invention. As illustrated in FIG. 11A, the compound semiconductor device 820 has been thinned so that the top surface of the compound
20 semiconductor device 820 is coplanar with the top surface of silicon layer 808. A planarizing material has been used to provide a planar surface extending above the top surface of silicon layer 808. Portions of the planarizing material have been removed (e.g., using a masking and etching process) and interconnect metals have been used to provide for electrical connectivity between portions of the silicon layer 808 and portions of the compound semiconductor device
25 820.

[0097] FIG. 11B illustrates additional details related to Bond 1 including pads 830 and 832 that provide for adhesion between the silicon layer 808, the bonding metal 834 and the compound semiconductor device 820. As discussed in relation to FIG. 10, pads 830 and 832 can include an adhesion metal such as Ti or Cr and a barrier metal such as Pt. The bonding metal 834 can be a
30 eutectic solder such as AuGe. Other pad materials include Ni, W, refractory metals used as barrier layers in silicon-based devices, or the like, and other bonding metals include AuSn, InPd,

InSn, InSnAg alloys, combinations thereof, or the like. These materials are listed merely by way of example and other materials that provide for adhesion between surfaces and/or barrier functionality are also included within the scope of the present invention.

[0098] FIG. 11C illustrates the use of an interface layer 840 between the compound

5 semiconductor device 820 and the silicon layer 808. As discussed previously, the metal-assisted semiconductor/semiconductor bond illustrated in FIG. 11C includes a thin metal layer that provides beneficial functions including improving the robustness of the interface and accommodating CTE differences between the materials bonded to either side of this interface layer. Interface layers can include suitable materials including materials that provide peritectic
10 properties including metals such as InPd, other metal alloys, combinations thereof, or the like. Gettering materials such as Ti or Cr can also be integrated with the interface layer to getter surface oxides and improve bond properties. For thin layers of interfacial metals, light will be able to pass without significant attenuation. The low optical loss provided by embodiments of the present invention include absorption coefficients that can be computed using waveguide
15 models and the measured absorption properties of the interface layer. The use of an interface layer 840 will also provide an ohmic contact between the silicon layer 808 and the compound semiconductor device 820. Thus, embodiments of the present invention provide an interface that is electrically conductive without significant optical absorption.

[0099] Although FIGS. 11A-11C illustrate bonding of a compound semiconductor device to an
20 SOI substrate, embodiments of the present invention are not limited to the bonding of a device to a substrate. Other embodiments of the present invention are applicable to substrate to substrate bonding, also referred to as wafer bonding. Thus, the compound semiconductor device illustrated in the figures can be replaced with a compound semiconductor substrate in the processes and structures described herein. One of ordinary skill in the art would recognize many
25 variations, modifications, and alternatives.

[0100] As illustrated in FIG. 11C, an interface layer 840 such as a thin layer (e.g., less than 100 Å) of a metal alloy such as In_xPd_y , can be used to accommodate some of the CTE mismatch between the two semiconductor materials. In other embodiments, the interface layer is not present and a direct semiconductor/semiconductor bond is formed for Bond 2. Embodiments of
30 the present invention utilize both a metal/metal bond illustrated by Bond 1 and a direct semiconductor/semiconductor bond or an interface assisted semiconductor/semiconductor bond

illustrated by Bond 2. Such a hybrid bonding approach utilizes the benefits provided by both types of bonds to reduce or overcome the disadvantages of low temperature semiconductor/semiconductor bonding including the weak interface as well as the disadvantages of metal/metal bonding including high optical loss in the vicinity of the metal/metal bond. Thus, 5 embodiments of the present invention provide for high strength bonds and electrical conductivity (Bond 1) while enabling low optical loss and electrical conductivity in regions of the structure suitable for light propagation (Bond 2).

[0101] FIGS. 12A-12B are simplified schematic diagrams illustrating bond interfaces according to another embodiment of the present invention. In the case where light propagates 10 parallel to the interface formed at Bond 2 and evanescent coupling is used between the silicon layer 808 and the compound semiconductor device 820, a combination of direct semiconductor-semiconductor bonding and metal-assisted semiconductor-semiconductor bonding may be employed to form Bond 2. This can be achieved by selective patterning of the thin interfacial metal. Referring to FIG. 12A, Bond 2' between the silicon layer 808 and the compound 15 semiconductor device 810 is illustrated. Bond 2' includes not only an interface layer 840' similar to layer 840 in FIG. 11C, but a direct semiconductor-semiconductor bond 842. In the embodiment illustrated in FIG. 12B, the interface layer 840' is patterned to provide regions that are free of the interface layer, which may be a metal layer. As an example, in a light emitting 20 device, the direct semiconductor-semiconductor bond could be positioned adjacent the light emission region to prevent absorption of light by the interface layer. The combination of an interface layer with a direct semiconductor-semiconductor bond thus provides benefits associated with each of the bonding techniques in a hybrid manner.

[0102] The bonding processes described herein can be performed in the temperature range from about 350°C to about 500°C. In a particular embodiment, the temperature associated with 25 the bonding process is in the temperature range of 400°C - 450°C. These temperatures are below the temperature at which CMOS circuits, which may be previously fabricated on the SOI substrate, would be damaged. This enables the integration of complex electrical functions while still providing a robust bond between the dissimilar materials discussed herein.

[0103] FIG. 13 is a simplified flowchart illustrating a method of fabricating a hybrid 30 semiconductor structure according to an embodiment of the present invention. The method 900 includes providing a substrate comprising a silicon layer (910), providing a compound

semiconductor device (e.g., an InP semiconductor laser) (912), and forming a bonding region disposed between the silicon layer and the compound semiconductor device. Forming the bonding region includes forming a metal-semiconductor bond at a first portion of the bonding region (914). The metal-semiconductor bond includes a first pad bonded to the silicon layer, a 5 bonding metal bonded to the first pad, and a second pad bonded to the bonding metal and the compound semiconductor device. Forming the bonding region also includes forming an interface assisted bond at a second portion of the bonding region (916). The interface assisted bond includes an interface layer (e.g., In_xPd_y) positioned between the silicon layer and the compound semiconductor device. The interface assisted bond provides an ohmic contact 10 between the silicon layer and the compound semiconductor device. In an embodiment, the interface layer has a thickness less than 50 Å.

[0104] According to an embodiment, the substrate includes an SOI wafer including a silicon substrate, an oxide layer disposed on the silicon substrate, and the silicon layer is disposed on the oxide layer. In embodiments utilizing a laser or other light generator, the second portion of the 15 bonding region can be substantially free from the interface layer at a position adjacent an active region of the laser or optical generator in order to reduce optical losses. The bonding processes can be performed using low temperature bonding processes, for example, at a temperature ranging from about 350°C to about 500°C, more particularly, from about 400°C to about 450°C.

[0105] It should be appreciated that the specific steps illustrated in FIG. 13 provide a particular 20 method of fabricating a hybrid semiconductor structure according to an embodiment of the present invention. Other sequences of steps may also be performed according to alternative embodiments. For example, alternative embodiments of the present invention may perform the steps outlined above in a different order. Moreover, the individual steps illustrated in FIG. 13 may include multiple sub-steps that may be performed in various sequences as appropriate to the 25 individual step. Furthermore, additional steps may be added or removed depending on the particular applications. One of ordinary skill in the art would recognize many variations, modifications, and alternatives.

[0106] FIG. 14 is a simplified flowchart illustrating a method of fabricating a hybrid 30 semiconductor structure according to another embodiment of the present invention. The method 950 includes providing an SOI substrate (960) and providing a compound semiconductor device (962), which can also be referred to as a compound semiconductor die. In an embodiment of the

present invention, the SOI substrate includes one or more optical components such as waveguides, optical isolators, reflective structures, or the like and the compound semiconductor device is an InP gain medium.

[0107] The method also includes patterning metals in a first bond region (964). The metals 5 can be deposited or formed in a variety of manners. The first bond region can be used for metal-metal bonding and/or for metal-assisted semiconductor-semiconductor bond on one or both materials. After the metals are patterned, a surface treatment is performed (966), for example, a chemical treatment of the surface(s), a plasma activation for a semiconductor-semiconductor bond without metal assist, or the like. The surface treatment can be performed in a controlled 10 atmosphere such as an inert environment, a reduced pressure atmosphere such as a vacuum, or the like. The method further includes positioning the compound semiconductor device on the SOI substrate, such as a receptor site (968) and applying heat and pressure to join the compound semiconductor device to the SOI substrate (970). In an embodiment, the joining step simultaneously effects both metal-based and semiconductor-based bonds.

[0108] It should be appreciated that the specific steps illustrated in FIG. 14 provide a particular 15 method of fabricating a hybrid semiconductor structure according to another embodiment of the present invention. Other sequences of steps may also be performed according to alternative embodiments. For example, alternative embodiments of the present invention may perform the steps outlined above in a different order. Moreover, the individual steps illustrated in FIG. 14 20 may include multiple sub-steps that may be performed in various sequences as appropriate to the individual step. Furthermore, additional steps may be added or removed depending on the particular applications. One of ordinary skill in the art would recognize many variations, modifications, and alternatives.

[0109] It is also understood that the examples and embodiments described herein are for 25 illustrative purposes only and that various modifications or changes in light thereof will be suggested to persons skilled in the art and are to be included within the spirit and purview of this application and scope of the appended claims.

WHAT IS CLAIMED IS:

- 1 1. A tunable laser comprising:
 - 2 a substrate comprising a silicon material;
 - 3 a gain medium coupled to the substrate, wherein the gain medium includes a
 - 4 compound semiconductor material;
 - 5 a waveguide disposed in the substrate and optically coupled to the gain medium;
 - 6 a first wavelength selective element characterized by a first reflectance spectrum
 - 7 and disposed in the substrate;
 - 8 a second wavelength selective element characterized by a second reflectance
 - 9 spectrum and disposed in the substrate;
 - 10 an optical coupler disposed in the substrate and joining the first wavelength
 - 11 selective element, the second wavelength selective element, and the waveguide; and
 - 12 an output mirror.
- 1 2. The tunable laser of claim 1 wherein:
 - 2 the first wavelength selective element comprises a first modulated grating
 - 3 reflector; and
 - 4 the second wavelength selective element comprises a second modulated grating
 - 5 reflector.
- 1 3. The tunable laser of claim 2 wherein the first modulated grating reflector
- 2 comprises a superstructure grating characterized by a first wavelength spacing between modes.
- 1 4. The tunable laser of claim 3 wherein the second modulated grating
- 2 reflector comprises a superstructure grating characterized by a second wavelength spacing
- 3 between modes different than the first wavelength spacing between modes.
- 1 5. The tunable laser of claim 1 wherein the silicon material comprises a
- 2 silicon on insulator wafer.
- 1 6. The tunable laser of claim 5 wherein the silicon on insulator wafer
- 2 comprises a silicon substrate, an oxide layer disposed on the silicon substrate, and a silicon layer
- 3 disposed on the oxide layer, wherein the first wavelength selective element and the second
- 4 wavelength selective element are disposed in the silicon layer.

1 7. The tunable laser of claim 1 further comprising a
2 semiconductor/semiconductor interface between the gain medium and the substrate.

1 8. The tunable laser of claim 1 wherein:
2 the first wavelength selective element comprises a first index of refraction
3 adjustment device; and
4 the second wavelength selective element comprises a second index of refraction
5 adjustment device.

1 9. The tunable laser of claim 8 wherein:
2 the first index of refraction adjustment device comprises a thermal device; and
3 the second index of refraction adjustment device comprises a thermal device.

1 10. The tunable laser of claim 8 wherein
2 the first wavelength selective element further comprises a first temperature
3 sensor; and
4 the second wavelength selective element further comprises a second temperature
5 sensor.

1 11. The tunable laser of claim 1 further comprising a phase adjustment section
2 optically coupled between the waveguide and the optical coupler.

1 12. The tunable laser of claim 1 further comprising a second phase adjustment
2 section operable to modify an optical phase in at least one of the first wavelength selective
3 element or the second wavelength selective element.

1 13. A method of operating a tunable laser, the method comprising:
2 tuning a first modulated grating reflector, wherein the first modulated grating
3 reflector is characterized by a first reflectance spectra including a first plurality of reflectance
4 peaks;
5 tuning a second modulated grating reflector, wherein the second modulated
6 grating reflector is characterized by a second reflectance spectra including a second plurality of
7 reflectance peaks;

8 generating optical emission from a gain medium comprising a compound
9 semiconductor material;
10 waveguiding the optical emission to pass through an optical coupler;
11 reflecting a portion of the optical emission having a spectral bandwidth defined by
12 an overlap of one of the first plurality of reflectance peaks and one of the second plurality of
13 reflectance peaks;
14 amplifying the portion of the optical emission in the gain medium; and
15 transmitting a portion of the amplified optical emission through an output mirror.

1 14. The method of claim 13 wherein the first modulated grating reflector and
2 the second modulated grating reflector are disposed in a silicon on insulator wafer.

1 15. The method of claim 14 wherein the silicon on insulator wafer comprises a
2 silicon substrate, an oxide layer disposed on the silicon substrate, and a silicon layer disposed on
3 the oxide layer, wherein the first modulated grating reflector and the second modulated grating
4 reflector are disposed in the silicon layer.

1 16. The method of claim 14 further comprising forming a
2 semiconductor/semiconductor interface between the gain medium and the silicon on insulator
3 wafer.

1 17. The method of claim 13 wherein the first modulated grating reflector
2 comprises a superstructure grating characterized by a first wavelength spacing between modes.

1 19. The method of claim 13 wherein:
2 the first modulated grating reflector comprises a first index of refraction
3 adjustment device; and
4 the second modulated grating reflector comprises a second index of refraction
5 adjustment device.

1 20. The method of claim 19 wherein:

2 the first index of refraction adjustment device comprises a thermal device; and
3 the second index of refraction adjustment device comprises a thermal device.

1 21. The method of claim 19 wherein
2 the first modulated grating reflector further comprises a first temperature sensor;
3 and
4 the second modulated grating reflector comprises a second temperature sensor.

1 22. The method of claim 13 further comprising phase adjusting the optical
2 emission.

1 23. A hybrid integrated optical device comprising:
2 a substrate comprising a silicon layer;
3 a compound semiconductor device bonded to the silicon layer; and
4 a bonding region disposed between the silicon layer and the compound
5 semiconductor device, wherein the bonding region comprises:
6 a metal-semiconductor bond at a first portion of the bonding region,
7 wherein the metal-semiconductor bond includes a first pad bonded to the silicon layer, a bonding
8 metal bonded to the first pad, and a second pad bonded to the bonding metal and the compound
9 semiconductor device; and
10 an interface assisted bond at a second portion of the bonding region,
11 wherein the interface assisted bond includes an interface layer positioned between the silicon
12 layer and the compound semiconductor device, wherein the interface assisted bond provides an
13 ohmic contact between the silicon layer and the compound semiconductor device.

1 24. The hybrid integrated optical device of claim 23 wherein the substrate
2 comprises a silicon on insulator wafer including a silicon substrate, an oxide layer disposed on
3 the silicon substrate, and the silicon layer disposed on the oxide layer.

1 25. The hybrid integrated optical device of claim 23 wherein the compound
2 semiconductor device comprises a III-V optical device.

1 26. The hybrid integrated optical device of claim 23 wherein the III-V optical
2 device comprises an InP semiconductor laser.

1 27. The hybrid integrated optical device of claim 23 wherein the first pad and
2 the second pad comprise at least one of Ti or Au.

1 28. The hybrid integrated optical device of claim 23 wherein the interface
2 layer comprises In_xPd_y .

1 29. The hybrid integrated optical device of claim 28 wherein $x = 0.7$ and $y =$
2 0.3.

1 30. The hybrid integrated optical device of claim 23 wherein a thickness of the
2 interface layer is less than 100 Å.

1 31. The hybrid integrated optical device of claim 30 wherein the thickness is
2 less than 50 Å.

1 32. The hybrid integrated optical device of claim 23 wherein the second
2 portion of the bonding region is substantially free from the interface layer.

1 33. A method of fabricating a hybrid integrated optical device, the method
2 comprising:

3 providing a substrate comprising a silicon layer;

4 providing a compound semiconductor device;

5 forming a bonding region disposed between the silicon layer and the compound
6 semiconductor device, wherein the bonding region comprises:

7 a metal-semiconductor bond at a first portion of the bonding region,
8 wherein the metal-semiconductor bond includes a first pad bonded to the silicon layer, a bonding
9 metal bonded to the first pad, and a second pad bonded to the bonding metal and the compound
10 semiconductor device; and

11 an interface assisted bond at a second portion of the bonding region,
12 wherein the interface assisted bond includes an interface layer positioned between the silicon
13 layer and the compound semiconductor device, wherein the interface assisted bond provides an
14 ohmic contact between the silicon layer and the compound semiconductor device.

1 34. The method of claim 33 wherein the substrate comprises a silicon on
2 insulator wafer including a silicon substrate, an oxide layer disposed on the silicon substrate, and
3 the silicon layer disposed on the oxide layer.

1 35. The method of claim 33 wherein the compound semiconductor device
2 comprises an InP semiconductor laser.

1 36. The method of claim 35 wherein the second portion of the bonding region
2 is substantially free from the interface layer at a position adjacent an active region of the InP
3 semiconductor laser.

1 37. The method of claim 33 wherein the first pad and the second pad comprise
2 at least one of Ti or Au.

1 38. The method of claim 33 wherein the interface layer comprises In_xPd_y .

1 39. The method of claim 38 wherein $x = 0.7$ and $y = 0.3$.

1 40. The method of claim 33 wherein a thickness of the interface layer is less
2 than 50 Å.

1 41. The method of claim 33 wherein forming the bonding region disposed
2 between the silicon layer and the compound semiconductor device comprises performing a
3 bonding process at a temperature ranging from about 350°C to about 500°C.

1 42. The method of claim 41 wherein the temperature ranges from about 400°C
2 to about 450°C.




FIG. 1A




FIG. 1B




FIG. 1C




FIG. 2A







FIG. 2B

**FIG. 3A****FIG. 3B****FIG. 3C**





FIG. 3D

FIG. 3E





FIG. 3F

FIG. 3G




FIG. 4A




FIG. 4B




FIG. 4C





FIG. 4D

**FIG. 5A**





FIG. 5B

**FIG. 6**




FIG. 7

710





FIG. 8

**FIG. 9**







FIG. 10

**FIG. 11A****FIG. 11B****FIG. 11C**




FIG. 12A






FIG. 12B

**FIG. 13**

**FIG. 14**

INTERNATIONAL SEARCH REPORT

International application No.

PCT/US2010/052249

A. CLASSIFICATION OF SUBJECT MATTER

IPC(8) - H01S 3/10 (2011.01)

USPC - 372/20

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC(8) - H01S 3/10, 3/30 (2011.01)

USPC - 372/6, 20, 99

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

USPTO EAST System (US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT), MicroPatent, IP.com, DialogPro

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	US 2005/0213618 A1 (SOCHAVA et al) 29 September 2005 (29.09.2005) entire document	1-22
Y	US 6,192,058 B1 (ABELES) 20 February 2001 (20.02.2001) entire document	1-22
Y	US 2004/0037342 A1 (BLAUVELT et al) 26 February 2004 (26.02.2004) entire document	1-12
Y	US 2004/0228384 A1 (OH et al) 18 November 2004 (18.11.2004) entire document	3-4, 17-18
Y	US 2002/0197013 A1 (LIU et al) 26 December 2002 (26.12.2002) entire document	5-7, 14-16
A	US 2005/0226284 A1 (TANAKA et al) 13 October 2005 (13.10.2005) figure 1; paragraphs [0025-0026, 0031].	1-22

Further documents are listed in the continuation of Box C.

* Special categories of cited documents:	
"A"	document defining the general state of the art which is not considered to be of particular relevance
"E"	earlier application or patent but published on or after the international filing date
"L"	document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
"O"	document referring to an oral disclosure, use, exhibition or other means
"P"	document published prior to the international filing date but later than the priority date claimed
"T"	later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
"X"	document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
"Y"	document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
"&"	document member of the same patent family

Date of the actual completion of the international search Date of mailing of the international search report

27 January 2011

15 FEB 2011

Name and mailing address of the ISA/US
Mail Stop PCT, Attn: ISA/US, Commissioner for Patents
P.O. Box 1450, Alexandria, Virginia 22313-1450
Facsimile No. 571-273-3201

Authorized officer:
Blaine R. Copenheaver

PCT Helpdesk: 571-272-4300
PCT OSP: 571-272-7774

INTERNATIONAL SEARCH REPORT

International application No.

PCT/US2010/052249

Box No. II Observations where certain claims were found unsearchable (Continuation of item 2 of first sheet)

This international search report has not been established in respect of certain claims under Article 17(2)(a) for the following reasons:

1. Claims Nos.:
because they relate to subject matter not required to be searched by this Authority, namely:

2. Claims Nos.:
because they relate to parts of the international application that do not comply with the prescribed requirements to such an extent that no meaningful international search can be carried out, specifically:

3. Claims Nos.:
because they are dependent claims and are not drafted in accordance with the second and third sentences of Rule 6.4(a).

Box No. III Observations where unity of invention is lacking (Continuation of item 3 of first sheet)

This International Searching Authority found multiple inventions in this international application, as follows:

See extra sheet

1. As all required additional search fees were timely paid by the applicant, this international search report covers all searchable claims.
2. As all searchable claims could be searched without effort justifying additional fees, this Authority did not invite payment of additional fees.
3. As only some of the required additional search fees were timely paid by the applicant, this international search report covers only those claims for which fees were paid, specifically claims Nos.:

4. No required additional search fees were timely paid by the applicant. Consequently, this international search report is restricted to the invention first mentioned in the claims; it is covered by claims Nos.:
1-22

Remark on Protest

- The additional search fees were accompanied by the applicant's protest and, where applicable, the payment of a protest fee.
- The additional search fees were accompanied by the applicant's protest but the applicable protest fee was not paid within the time limit specified in the invitation.
- No protest accompanied the payment of additional search fees.

INTERNATIONAL SEARCH REPORT

International application No.

PCT/US2010/052249

Continuation of Box III.

This application contains the following inventions or groups of inventions which are not so linked as to form a single general inventive concept under PCT Rule 13.1. In order for all inventions to be examined, the appropriate additional examination fees must be paid.

Group I, claims 1-22, drawn to a tunable laser and method of operating, comprising a gain medium coupled to a substrate; a waveguide disposed in the substrate and optically coupled to the gain medium; a first wavelength selective element characterized by a first reflectance spectrum and disposed in the substrate; a second wavelength selective element characterized by a second reflectance spectrum and disposed in the substrate; an optical coupler disposed in the substrate and adjoining the first wavelength selective element, the second wavelength selective element, and the waveguide; and an output mirror.

Group II, claims 23-42, drawn to a hybrid integrated optical device and method of fabricating, comprising a metal-semiconductor bond at a first portion of a bonding region, wherein the metal-semiconductor bond includes a first pad bonded to a silicon layer, a bonding metal bonded to the first pad, and a second pad bonded to the bonding metal and the compound semiconductor device; and an interface assisted bond at a second portion of the bonding region, wherein the interface assisted bond includes an interface layer positioned between a silicon layer and the compound semiconductor device, wherein the interface assisted bond provides an ohmic contact between the silicon layer and the device.

The inventions listed as Groups I-II do not relate to a single general inventive concept under PCT Rule 13.1 because, under PCT Rule 13.2, they lack the same or corresponding special technical features for the following reasons: the special technical feature of the Group I invention: as claimed therein is not present in the invention of Group II. The special technical feature of the Group II invention: as claimed therein is not present in the invention of Groups I.

Groups I and II lack unity of invention because even though the inventions of these groups require the technical feature of a tunable laser having a substrate comprising a silicon material connected to a gain medium, which is a compound semiconductor device, an optical coupler and a waveguide, this technical feature is not a special technical feature as it does not make a contribution over the prior art in view of US 2005/0226284 A1 (TANAKA et al) figure 1; paragraphs [0025-0026, 0031].

Since none of the special technical features of the Group I or II inventions are found in more than one of the inventions, unity of invention is lacking.