



(51) International Patent Classification:
G06F 13/40 (2006.01)

(21) International Application Number:

PCT/CN2017/078920

(22) International Filing Date:

31 March 2017 (31.03.2017)

(25) Filing Language:

English

(26) Publication Language:

English

(71) Applicant: INTEL CORPORATION [US/US]; 2200
Mission College Blvd., Santa Clara, California 95054 (US).

(72) Inventor; and

(71) Applicant (for BZ only): HUANG, Yi [CN/CN]; No.880 Zi
Xing Road, Shanghai Zizhu Science Park, Shanghai 200241
(CN).

(74) Agent: CHINA PATENT AGENT (H.K.) LTD.; 22/F.,
Great Eagle Center, 23 Harbour Road, Wanchai, Hong
Kong (CN).

(81) Designated States (unless otherwise indicated, for every
kind of national protection available): AE, AG, AL, AM,
AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ,
CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO,
DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN,
HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KH, KN, KP, KR,
KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG,
MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM,
PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC,
SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR,
TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every
kind of regional protection available): ARIPO (BW, GH,
GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ,
UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ,

(54) Title: PERIPHERAL COMPONENT COUPLER METHOD AND APPARATUS




FIG. 1

(57) Abstract: Apparatus and method to facilitate increased input/output performance are disclosed herein. An apparatus may include one or more computing components; a first row of a plurality of pins and a second row of a plurality of pins located on a first side of the apparatus, wherein the first row is disposed on the first side between the one or more computing components and the second row; and a third row of a plurality of pins and a fourth row of a plurality of pins located on a second side of the apparatus, wherein the third row is disposed on the second side between the one or more computing components and the fourth row, and the second side to comprise a side opposite the first side, wherein the first, second, third, and fourth rows lack direct electrical coupling with each other and are electrically coupled to the one or more computing components.



TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

Declarations under Rule 4.17:

— *of inventorship (Rule 4.17(iv))*

Published:

— *with international search report (Art. 21(3))*

PERIPHERAL COMPONENT COUPLER METHOD AND APPARATUS

FIELD OF THE INVENTION

The present disclosure relates generally to the technical field of computing, and more particularly, to peripheral component couplers to facilitate increased input/output performance.

BACKGROUND

The background description provided herein is for the purpose of generally presenting the context of the disclosure. Unless otherwise indicated herein, the materials described in this section are not prior art to the claims in this application and are not admitted to be prior art or suggestions of the prior art, by inclusion in this section.

While computing requirements may be ever increasing, the amount of physical space available to locate computing components to provide the required computing performance may be fixed or, in some cases, decreasing with the increasing popularity of small form factor mobile devices. Peripheral components, for example, may be located on and electrically coupled to printed circuit boards (PCBs), such as motherboards of devices, via coupler structures. Because the size of a PCB may be constrained by the size of the device in which it may reside, structures provided on the PCB, including coupler structures and peripheral components, may be similarly constrained in size.

To the extent that peripheral components may be capable of higher computing performance, having associated coupler structures to the PCB also capable of higher performance may be advantageous. Such coupler structures capable of higher performance without the need for more physical space on the PCB may be further advantageous.

BRIEF DESCRIPTION OF THE DRAWINGS

Embodiments will be readily understood by the following detailed description in conjunction with the accompanying drawings. The concepts described herein are illustrated by way of example and not by way of limitation in the accompanying figures. For simplicity and clarity of illustration, elements illustrated in the figures are not necessarily drawn to scale. Where considered appropriate, like reference labels designate corresponding or analogous elements.

FIG. 1 depicts a block diagram illustrating an example apparatus incorporating aspects of the present disclosure, according to some embodiments.

FIGs. 2A-2E depict various views of an example component and associated connector, according to one embodiment.

5 FIGs. 3A-3E depict various views of an example component and associated connector, according to another embodiment.

FIGs. 4A-4E depict various views of an example component and associated connector, according to still another embodiment.

10 FIGs. 5A-5E depict various views of an example component and associated connector, according to yet another embodiment.

FIGs. 6A-6D depict example views of connectors including surface mounting pins instead of through hole pins, according to some embodiments.

15 FIG. 7 depicts an example process for performing data transfer using any of the component and connector of FIGs. 2A-2E, 3A-3E, 4A-3E, or 5A-5E, according to some embodiments.

DETAILED DESCRIPTION

Embodiments of apparatuses and methods related to peripheral component interconnect express (PCIe) cards and connectors are described. In embodiments, an apparatus may include one or more computing components; a first row of a plurality of
20 pins and a second row of a plurality of pins located on a first side of the apparatus, wherein the first row is disposed on the first side between the one or more computing components and the second row; and a third row of a plurality of pins and a fourth row of a plurality of pins located on a second side of the apparatus, wherein the third row is
25 disposed on the second side between the one or more computing components and the fourth row, and the second side to comprise a side opposite the first side, wherein the first, second, third, and fourth rows lack direct electrical coupling with each other and are electrically coupled to the one or more computing components. These and other aspects of the present disclosure will be more fully described below.

While the concepts of the present disclosure are susceptible to various
30 modifications and alternative forms, specific embodiments thereof have been shown by way of example in the drawings and will be described herein in detail. It should be understood, however, that there is no intent to limit the concepts of the present disclosure to the particular forms disclosed, but on the contrary, the intention is to cover all

modifications, equivalents, and alternatives consistent with the present disclosure and the appended claims.

References in the specification to “one embodiment,” “an embodiment,” “an illustrative embodiment,” etc., indicate that the embodiment described may include a particular feature, structure, or characteristic, but every embodiment may or may not necessarily include that particular feature, structure, or characteristic. Moreover, such phrases are not necessarily referring to the same embodiment. Further, when a particular feature, structure, or characteristic is described in connection with an embodiment, it is submitted that it is within the knowledge of one skilled in the art to affect such feature, structure, or characteristic in connection with other embodiments whether or not explicitly described. Additionally, it should be appreciated that items included in a list in the form of “at least one A, B, and C” can mean (A); (B); (C); (A and B); (B and C); (A and C); or (A, B, and C). Similarly, items listed in the form of “at least one of A, B, or C” can mean (A); (B); (C); (A and B); (B and C); (A and C); or (A, B, and C).

The disclosed embodiments may be implemented, in some cases, in hardware, firmware, software, or any combination thereof. The disclosed embodiments may also be implemented as instructions carried by or stored on one or more transitory or non-transitory machine-readable (e.g., computer-readable) storage medium, which may be read and executed by one or more processors. A machine-readable storage medium may be embodied as any storage device, mechanism, or other physical structure for storing or transmitting information in a form readable by a machine (e.g., a volatile or non-volatile memory, a media disc, or other media device).

In the drawings, some structural or method features may be shown in specific arrangements and/or orderings. However, it should be appreciated that such specific arrangements and/or orderings may not be required. Rather, in some embodiments, such features may be arranged in a different manner and/or order than shown in the illustrative figures. Additionally, the inclusion of a structural or method feature in a particular figure is not meant to imply that such feature is required in all embodiments and, in some embodiments, it may not be included or may be combined with other features.

FIG. 1 depicts a block diagram illustrating an example apparatus 100 incorporating aspects of the present disclosure, according to some embodiments. Apparatus 100 may include a printed circuit board (PCB) 102, one or more components (e.g., components 104, 108, 112, 114, 116), and one or more connectors (e.g., connectors 106, 110). In some embodiments, connector 106 may be disposed between the

component 104 and PCB 102, and in which the component 104 may be at least partially located in or inserted into the connector 106 to establish electrical coupling between the component 104 and connector 106. The connector 106, in turn, may be electrically coupled to the PCB 102 (or a particular component in or portion of the PCB 102). The
5 connector 110 may be disposed between the component 108 and PCB 102, and in which the component 108 may be at least partially located in or inserted into the connector 110 to establish electrical coupling between the component 108 and connector 110. The connector 110, in turn, may be electrically coupled to the PCB 102 (or a particular component in or portion of the PCB 102). Components 112, 114, and 116 may be
10 disposed on one or other side of the PCB 102 and each may be electrically coupled to the PCB 102.

In some embodiments, apparatus 100 may be included in a computing device such as, but not limited to, a computer, server, mobile device, computing unit, laptop, smartphone, tablet, work station, set top box, router, switch, gateway, firewall, computing
15 interfaces, computing nodes, data center, server farm, or any device that uses the peripheral component interconnect express (PCIe) standard. PCB 102 may comprise a motherboard, in some embodiments. Although not shown, PCB 102 may also include circuitry, chips, interconnects, vias, traces, and/or other components.

Components 104, 108, 112, 114, 116 may comprise computing components such as, but not limited to, processors, memories, central processing units (CPUs), graphical processing units (GPUs), controllers, circuitry, interfaces, adapters, accelerators, and the like. In some embodiments, components 104, 108 and connectors 106, 110 may comprise components and connectors associated with the PCIe standard. Components 104, 108 may comprise PCIe cards or PCIe add-in cards having four rows of input/output pins or
20 signal traces up to 256 pins or signal traces or more than 256 pins or signal traces, as described in detail below. Connectors 106, 110 may comprise PCIe connectors, PCIe cards, PCIe riser connectors, or PCIe riser cards having corresponding rows of input/output pins or signal traces as respective components 104, 108, as described in detail below. The number of pins/signal traces included in one or more of components
30 104, 108 and connectors 106, 110 may be greater in number while occupying the same amount of space (e.g., same length) on the PCB 102 as conventional PCIe cards/connectors. Or the number of pins/signal traces included in one or more of components 104, 108 and connectors 106, 110 may be the same number while occupying

less amount of space (e.g., half the space, half the length) on the PCB 102 as conventional PCIe cards/connectors.

Components 104, 108 may also be referred to as staggered form factor PCIe cards, higher density PCIe cards, PCIe components, PCIe peripheral components, peripheral
5 computing component, and the like. Connectors 106, 110 may also be referred to as staggered form factor PCIe connectors/cards, staggered form factor PCIe riser connectors/cards, higher density PCIe connectors/cards, higher density PCIe riser connectors/cards, and the like.

FIGs. 2A-2E depict various views of an example component 200 and associated
10 connector 202, according to one embodiment. FIG. 2A depicts a first side view of the component 200; FIG. 2B depicts a second side view of the component 200; FIG. 2C depicts a side view of the connector 202; FIG. 2D depicts a cutaway perspective view of the connector 202; and FIG. 2E depicts a side view of the component 200 positioned in (or aligned with) and electrically coupled to the connector 202. Component 200 and
15 connector 202 may comprise, for example, component 104 and connector 106, respectively, or component 108 and connector 110, respectively.

As shown in FIG. 2A, a first side of the component 200 may include a first portion 204 – which may include one or more computing components such as memories, interfaces, processors, circuitry, and the like; a second portion 206 – which may include a
20 first row of a plurality of pins or signal traces 208; and a third portion 210 – which may include a second row of a plurality of pins or signal traces 212. The second portion 206 may be spatially disposed between the first and third portions 204 and 210.

In some embodiments, the first and second rows 208, 212 may be located on or near an edge of the first side and may further be configured to correspondingly
25 electrically couple with pins/signal traces included in the connector 202, as described in detail below. A length of the component 200 may be considered to be along the x-direction of a Cartesian coordinate system as shown in FIG. 2A. The first and second rows 208, 212 may extend along the length of the component 200 (e.g., along the x-direction). The length of the first and second rows 208, 212 may be less or equal to the
30 length of the component 200.

The first and second rows 208, 212 may be parallel or substantially parallel to each other. Each pin/signal trace (also referred to as a trace, wire, or electrical trace) of the first and second rows 208, 212 may extend substantially along the y-direction. Each pin/signal trace of the first row 208 may be electrically isolated/separated from and

substantially collinear with (e.g., along the y-direction) a respective pin/signal trace of the second row 212. Pin/signal trace of the first row 208 may have no direct electrical coupling with pin/signal trace of the second row 212. A given pin/signal trace of the first row 208 may be substantially collinear with the (nearest) adjacent pin/signal trace of the second row 212 in a direction perpendicular to a major direction (e.g., x-direction) of the first and second rows 208, 212.

Thus, respective pairs of pins/signal traces of the first and second rows 208, 212 may be deemed to be in a line mode or configuration 213.

A side of the component 200 opposite to the first side shown in FIG. 2A may include a fourth portion 214 – which may include a third row of a plurality of pins or signal traces 216, and a fifth portion 218 – which may include a fourth row of a plurality of pins or signal traces 220, as shown in FIG. 2B. The third and fourth rows 216, 220 may also be in a line mode or configuration, with third row 216 disposed closer to the computing components than fourth row 220. In some embodiments, the first and third rows 208, 216 may be substantially collinear to each other on (directly) opposing sides of the component 200, and the second and fourth rows 212, 220 may be substantially collinear to each other (e.g., along the y-direction) on (directly) opposing sides of the component 200, as may be seen in FIG. 2B.

Additionally, the first and second rows 208, 212 may be located in a different plane from each other, and the third and fourth rows 216, 220 may be located in a different plane from each other. As shown in FIG. 2B, the distance between the second row 212 and fourth row 220 in a direction perpendicular to the length of the second and fourth rows 212, 220 may be smaller than the distance between the first row 208 and the third row 216 in the direction perpendicular to the length of the first and third rows 208, 216. In other words, the thickness or dimension of the component 200 (along the z-direction) may be smaller in the portion where the second and fourth rows 212, 220 may be located than the portion where the first and third rows 208, 216 may be located. Accordingly, the first and second rows 208, 212 may be deemed to be in a different plane mode or configuration. The third and fourth rows 216, 220 may similarly be deemed to be in a different plane mode or configuration. The component 200 may taper, indent, notch, step in, or otherwise contour to different thicknesses to provide first and second rows 208, 212 at a different plane from the third and fourth rows 216, 220.

In some embodiments, the pins/signal traces of the rows 208, 212, 216, 220 may comprise conductive traces of a metallic material such as copper or gold. Although not

shown, the computing components included in the first portion 204 may be electrically coupled to particular pins/signal traces of the first, second, third, and/or fourth rows 208, 212, 216, 220 so that the computing components may have serial electrical connection to the PCB 102 (or portions thereof) via the connector 202 suitable for data communication in accordance with the PCIe standard.

In some embodiments, pins/signal traces of the rows 208, 212, 216, 220 may comprise a plurality of lanes, in which each lane of the plurality of lanes may comprise four pins/signal traces – two of the four pins/signal traces to be used for transmitting data and the remaining two pins/signal traces of a lane to be used for receiving data. Each lane may be used for full-duplex byte streams, in which data transport may comprise simultaneous bi-directional data transport (both transmitting and receiving directions) of eight-bit size data packets between the computing components included in the component 200 and the root complex or PCIe host included in the PCB 102, via the connector 202. From one to 32 lanes may be provided by the pins/signal traces of the rows 208, 212, 216, 220 (e.g., up to 128 pins/signal traces) occupying half the space (e.g., length) of conventional PCIe components on the PCB 102. Or from one to 64 lanes may be provided by the pins/signal traces of the rows 208, 212, 216, 220 (e.g., up to 256 pins/signal traces or more than 256 pins/signal traces) occupying the same (or approximately the same) space (e.g., length) as conventional PCIe components on the PCB 102. With lane counts expressed with an xN format, in which N may be the number of lanes, component 200 may comprise up to a dual x32 PCIe component, for example.

In some embodiments, component 200 may be considered roughly overall to have a rectangular prism form factor and the connector 202 may be considered roughly overall to have a rectangular prism form factor with a trench cutout along its length. The trench cutout (also referred to as an interior, a valley, or an interior cutout) of the connector 202 may include a plurality of pins/signal traces to contact and electrically couple with respective pins/signal traces of the rows 208, 212, 216, 220 of component 200. In some embodiments, the number of the plurality of pins/signal traces of the connector 202 to be electrically coupled to the pins/signal traces of the component 200 may be the same or more than the number of pins/signal traces included in the component 200. As shown in FIG. 2C, connector 202 may include a trench, valley, or cutout shape which matches the shape and dimensions of the portion(s) of the component 200 that includes the rows 208, 212, 216, 220.

In some embodiments, connector 202 may include along the interior sides, walls, or contours of the valley or interior cutout: a first connector row of a plurality of pins or signal traces 230 to electrically couple with respective pins/signal traces of the first row 208, a second connector row of a plurality of pins or signal traces 232 to electrically
5 couple with respective pins/signal traces of the second row 212, a third connector row of a plurality of pins or signal traces 234 to electrically couple with respective pins/signal traces of the third row 216, and a fourth connector row of a plurality of pins or signal traces 236 to electrically couple with respective pins/signals of the fourth row 220. As with the rows 208, 212, 216, 220 of component 200, rows 230, 232, 234, 236 of
10 connector 202 may lack direct electrical coupling with or between each other. Also as with the rows 208, 212, 216, 220, respective pins/signal traces of rows 230 and 232 may be arranged in the line mode or configuration 213 and the respective pins/signal traces of rows 234 and 236 may be arranged in the line mode or configuration 213.

The underside or bottom of the connector 202 (e.g., the side to be closest to the
15 PCB 102 when connected) may include: a first pinout row of a plurality of pins or signal traces 240 electrically coupled to respective pins/signal traces of the first connector row 230, a second pinout row of a plurality of pins or signal traces 242 electrically coupled to respective pins/signal traces of the second connector row 232, a third pinout row of a plurality of pins or signal traces 244 electrically coupled to respective pins/signal traces
20 of the third connector row 234, and a fourth pinout row of a plurality of pins or signal traces 246 electrically coupled to respective pins/signal traces of the fourth connector row 236.

The pins/signal traces of rows 240, 242, 244, 246 may be configured to contact, attach, and electrically couple to corresponding contact points in or on the PCB 102. In
25 some embodiments, pins/signal traces of rows 240, 242, 244, 246 may comprise through hole pins which insert into the PCB 102 to establish electrical connect. Alternatively, the pins/signal traces of rows 240, 242, 244, 246 may comprise surface mounting connectors/pins which mount to the surface of the PCB 102 to establish electrical connect (as shown in FIG. 6A).

30 FIG. 2D depicts a cutaway view of the connector 202 along a view line 250 illustrated in FIG. 2C. The distribution of the pins/signals traces of first and second connector rows 230, 232 along the length of the connector 202 as well as those of the first and second pinout rows 240, 242 may be seen. A pitch 260 of pins/signal traces of rows

240, 242, 244, 246 may be approximately 0.8 to 1.0 millimeter (mm), in some embodiments.

The component 200 mated or inserted into the connector 202 is depicted in FIG. 2E. Note the complementary shapes, dimensions, or contours of the component 200 and connector 202 with each other so that once inserted, particular pins/signal traces of the component 200 and connector 202 may electrically couple to each other: pins/signal traces of first row 208 to pins/signal traces of first connector row 230, pins/signal traces of second row 212 to pins/signal traces of second connector row 232, pins/signal traces of third row 216 to pins/signal traces of third connector row 234, and pins/signal traces of fourth row 220 to pins/signal traces of fourth connector row 236.

FIGs. 3A-3E depict various views of an example component 300 and associated connector 302, according to another embodiment. The views depicted in FIGs. 3A-3E may be similar to respective FIGs. 2A-2E. Component 300 and connector 302 may comprise, for example, component 104 and connector 106, respectively, or component 108 and connector 110, respectively. Component 300 and connector 302 may be similar to component 200 and connector 202, respectively, except that the component and connector pins/signal traces included in the component 300 and connector 302 may be in an interweave mode or configuration 313 rather than the line mode or configuration 213 as in component 200 and connector 202. In FIG. 3A-3E, reference numbers that are the same reference numbers as in FIGs. 2A-2E except they start with the number “3” instead of the number “2” may be considered to refer to similar items as discussed above for corresponding reference numbers starting with “2” in FIGs. 2A-2E.

Component 300 may include four rows of a plurality of pins/signal traces, namely, rows 308, 312, 316, and 320. As shown in FIG. 3A, a given pin/signal trace of row 308 may be offset or non-collinear (along the y-direction) with adjacent pins/signal traces of row 312. Such arrangement may be referred to as the interweave mode or configuration 313. The pins/signal traces of rows 316 and 320, the pins/signal traces of rows 330 and 332, and the pins/signal traces of rows 334 and 336 may likewise be arranged in the interweave mode or configuration 313.

Accordingly, component 200 and connector 202 may comprise structures or devices in which its pins/signal traces may be arranged in different planes and in the line mode/configuration, while component 300 and connector 302 may comprise structures or devices in which its pins/signal traces may be arranged in different planes and in the interweave mode/configuration.

FIGs. 4A-4E depict various views of an example component 400 and associated connector 402, according to still another embodiment. The views depicted in FIGs. 4A-4E may be similar to respective FIGs. 2A-2E. Component 400 and connector 402 may comprise, for example, component 104 and connector 106, respectively, or component 108 and connector 110, respectively. Component 400 and connector 402 may be similar to component 200 and connector 202, respectively, except that the component and connector pins/signal traces included in the component 400 and connector 402 may be provided on the same plane on each side rather than on different planes as in component 200 and connector 202. In FIG. 4A-4E, reference numbers that are the same reference numbers as in FIGs. 2A-2E except they start with the number "4" instead of the number "2" may be considered to refer to similar items as discussed above for corresponding reference numbers starting with "2" in FIGs. 2A-2E.

Component 400 may include four rows of a plurality of pins/signal traces, namely, rows 408, 412, 416, and 420. As shown in FIG. 4B, rows 408 and 412 may be provided on the same (or substantially the same) plane on one side of the component 400, and rows 416 and 420 may be provided on the same (or substantially the same) plane on the (directly) opposite/opposing side of the component 400. The portions of the component 400 in which rows 408, 412, 416, and 420 may be located may be of the same thickness instead of tapering, indenting, or the like as in component 200. Correspondingly, the valley or interior cutout of the connector 402 may have straight or vertical walls so that rows 430 and 432 may be provided on a same plane on one interior wall/side of the connector 402 and rows 434 and 436 may be provided on a same plane on the opposing interior wall/side of the connector 402, as shown in FIG. 4C.

Accordingly, component 400 and connector 402 may comprise structures or devices in which its pins/signal traces may be arranged in the same planes and in the line mode/configuration.

FIGs. 5A-5E depict various views of an example component 500 and associated connector 502, according to yet another embodiment. The views depicted in FIGs. 5A-5E may be similar to respective FIGs. 2A-2E. Component 500 and connector 502 may comprise, for example, component 104 and connector 106, respectively, or component 108 and connector 110, respectively. Component 500 and connector 502 may be similar to component 200 and connector 202, respectively, except that the component and connector pins/signal traces included in the component 500 and connector 502 may be in an interweave mode or configuration 513 (as in the embodiment of FIGs. 3A-3E) and the

component pins/signal traces may further be provided on the same planes on opposing sides of the component 500 (as in the embodiment of FIGs. 4A-4E). In FIG. 5A-5E, reference numbers that are the same reference numbers as in FIGs. 2A-2E except they start with the number “5” instead of the number “2” may be considered to refer to similar items as discussed above for corresponding reference numbers starting with “5” in FIGs. 2A-2E.

Accordingly, component 500 and connector 502 may comprise structures or devices in which its pins/signal traces may be arranged in the same planes and in the interweave mode/configuration.

FIGs. 6A-6D depict example views of connectors 202, 302, 402, 502 including surface mounting pins instead of through hole pins (e.g., rows 240-246, 340-346, 440-446, 540-546, respectively), according to some embodiments. In FIG. 6A, connector 602 may be similar to connector 202 except that rows of plurality of surface mounting connectors 604 may be provided on the underside/bottom of connector 602 instead of rows 240-246. The rows 604 may be the same as rows 240-246 except the connector ends furthest away from the underside/bottom of connector 602 may include an angled extension or protrusion, which may attach and electrically couple to the surface of the PCB 102. The angled extensions/protrusions of the surface mounting connectors/pins may be soldered, ball mounted, or otherwise affixed to the PCB 102.

Likewise, connector 612 in FIG. 6B may be similar to connector 302 except for the rows of plurality of surface mounting connectors 614 instead of rows 340-346. Connector 622 in FIG. 6C may be similar to connector 402 except for the rows of plurality of surface mounting connectors 624 instead of rows 440-446. Connector 632 in FIG. 6D may be similar to connector 502 except for the rows of plurality of surface mounting connectors 634 instead of rows 540-546.

FIG. 7 depicts an example process 700 for performing data transfer using any of component 200 and connector 202, component 300 and connector 302, component 400 and connector 402, or component 500 and connector 502, according to some embodiments. At a block 702, any of component 200, 300, 400, or 500 may be aligned or inserted into connector 202, 302, 402, or 502, respectively, to establish electrical coupling with the PCB 102. For purposes of illustration, it is assumed that electrical coupling may have been established between component 200 and connector 202.

When a data transfer to PCB 102 (or a component included in the PCB 102) is to occur, the computing components of the component 200 may generate and/or obtain one

or more data packets and transmit such data packets using one or more pins/signal traces included in at least two rows of pins/signal traces located on a same side of the component 200, at a block 704. For instance, the data transfer may occur via one or more pins/signal traces included in the first and second rows 208, 212, or the data transfer may occur via one or more pins/signal traces included in the third and fourth rows 216, 220.

When a data transfer from the PCB 102 (or a component included in the PCB 102) is to occur, component 200 may receive one or more data packets on one or more pins/signal traces included in at least two rows of pins/signal traces located on a same side of the component 200, at a block 706. For instance, the data transfer may occur via one or more pins/signal traces included in the first and second rows 208, 212, or the data transfer may occur via one or more pins/signal traces included in the third and fourth rows 216, 220.

In this manner, increased computing performance, such as, but not limited to, increased input/output performance, from a higher density of pins/signal traces associated with peripheral components without a corresponding need for increase in physical space or footprint on the PCB 102 may be realized.

Although certain embodiments have been illustrated and described herein for purposes of description, a wide variety of alternate and/or equivalent embodiments or implementations calculated to achieve the same purposes may be substituted for the embodiments shown and described without departing from the scope of the present disclosure. This application is intended to cover any adaptations or variations of the embodiments discussed herein. Therefore, it is manifestly intended that embodiments described herein be limited only by the claims.

Illustrative examples of the devices, systems, and methods of various embodiments disclosed herein are provided below. An embodiment of the devices, systems, and methods may include any one or more, and any combination of, the examples described below.

Example 1 is an apparatus including one or more computing components; a first row of a plurality of pins and a second row of a plurality of pins located on a first side of the apparatus, wherein the first row is disposed on the first side between the one or more computing components and the second row; and a third row of a plurality of pins and a fourth row of a plurality of pins located on a second side of the apparatus, wherein the third row is disposed on the second side between the one or more computing components and the fourth row, and the second side to comprise a side opposite the first side, wherein

the first, second, third, and fourth rows lack direct electrical coupling with each other and are electrically coupled to the one or more computing components.

Example 2 may include the subject matter of Example 1, and may further include wherein the first side of the apparatus includes a first plane portion and a second plane portion, the first row disposed on the first plane portion and the second row disposed on the second plane portion, the first and second plane portions to comprise different planes of the first side.

Example 3 may include the subject matter of any of Examples 1-2, and may further include wherein the first side of the apparatus includes a first plane portion and a second plane portion, the first row disposed on the first plane portion and the second row disposed on the second plane portion, the first and second plane portions to comprise same planes of the first side.

Example 4 may include the subject matter of any of Examples 1-3, and may further include wherein a pin of the first row and a pin of the second row adjacent to the pin of the first row are substantially collinear with each other in a direction perpendicular to a major direction of the first and second rows.

Example 5 may include the subject matter of any of Examples 1-4, and may further include wherein a pin of the first row and a pin of the second row adjacent to the pin of the first row are non-collinear with each other in a direction perpendicular to a major direction of the first and second rows.

Example 6 may include the subject matter of any of Examples 1-5, and may further include wherein the apparatus is to electrically couple with a printed circuit board (PCB) via a connector attached and electrically coupled to the PCB, wherein the connector includes an interior to receive and electrically couple with the first, second, third, and fourth rows of the apparatus.

Example 7 may include the subject matter of any of Examples 1-6, and may further include wherein the apparatus comprises a peripheral component interconnect express (PCIe) card or a PCIe riser card.

Example 8 may include the subject matter of any of Examples 1-7, and may further include wherein a total number of pins of the first, second, third, and fourth rows is up to 256 pins or more than 256 pins.

Example 9 may include the subject matter of any of Examples 1-8, and may further include wherein the first row is disposed substantially parallel to the second row

on the first side of the apparatus, and wherein the first and second rows are disposed at an edge of the first side of the apparatus.

Example 10 is an apparatus including an interior cutout section including a first interior side that faces a second interior side, wherein a first row of a plurality of pins and
5 a second row of a plurality of pins are disposed on the first interior side and a third row of a plurality of pins and a fourth row of a plurality of pins are disposed on the second interior side; and fifth, sixth, seventh, and eighth rows of a plurality of pins disposed below the interior cutout section, wherein respective pins of the first and fifth rows are electrically coupled to each other, respective pins of the second and sixth rows are
10 electrically coupled to each other, respective pins of the third and seventh rows are electrically coupled to each other, and respective pins of the fourth and eighth rows are electrically coupled to each other, wherein the interior cutout section is shaped to contact and electrically couple with a component including four rows of a plurality of pins.

Example 11 may include the subject matter of Example 10, and may further
15 include wherein the first interior side includes a first plane portion and a second plane portion, the first row disposed on the first plane portion and the second row disposed on the second plane portion, the first and second plane portions to comprise different planes of the first interior side.

Example 12 may include the subject matter of any of Examples 10-11, and may
20 further include wherein the first interior side of the apparatus includes a first plane portion and a second plane portion, the first row disposed on the first plane portion and the second row disposed on the second plane portion, the first and second plane portions to comprise same planes of the first side.

Example 13 may include the subject matter of any of Examples 10-12, and may
25 further include wherein a pin of the first row and a pin of the second row adjacent to the pin of the first row are substantially collinear with each other in a direction perpendicular to a major direction of the first and second rows.

Example 14 may include the subject matter of any of Examples 10-13, and may
further include wherein a pin of the first row and a pin of the second row adjacent to the
30 pin of the first row are non-collinear with each other in a direction perpendicular to a major direction of the first and second rows.

Example 15 may include the subject matter of any of Examples 10-14, and may further include wherein the fifth, sixth, seventh, and eighth rows are to electrically couple with a printed circuit board (PCB).

Example 16 may include the subject matter of any of Examples 10-15, and may further include wherein pins of the fifth, sixth, seventh, and eighth rows comprise through hole pins.

Example 17 may include the subject matter of any of Examples 10-16, and may further include wherein pins of the fifth, sixth, seventh, or eighth rows comprise surface mounting pins.

Example 18 may include the subject matter of any of Examples 10-17, and may further include wherein the apparatus comprises a peripheral component interconnect express (PCIe) connector.

Example 19 may include the subject matter of any of Examples 10-18, and may further include wherein a total number of pins of the first, second, third, and fourth rows is up to 256 pins or more than 256 pins.

Example 20 is an apparatus including a peripheral component interconnect express (PCIe) device including one or more computing components electrically coupled to first, second, third, and fourth rows of a plurality of pins, wherein the first and second rows are disposed on a first side of the PCIe device and the third and fourth rows are disposed on a second side of the PCIe device; and a PCIe connector including first, second, third, and fourth connector rows of a plurality of pins, wherein the first and second connector rows are disposed on a first interior side of the PCIe connector and the third and fourth connector rows are disposed on a second interior side of the PCIe connector, and wherein the PCIe device is aligned with the PCIe connector to cause respective pins of the first row and first connector row to electrically couple to each other, respective pins of the second row and second connector row to electrically couple to each other, respective pins of the third row and third connector row to electrically couple to each other, and respective pins of the fourth row and fourth connector row to electrically couple to each other.

Example 21 may include the subject matter of Example 20, and may further include wherein the PCIe connector includes first, second, third, and fourth pinout rows of a plurality of pins, and wherein respective pins of the first connector row and first pinout row are electrically coupled to each other, respective pins of the second connector row and second pinout row are electrically coupled to each other, respective pins of the third connector row and third pinout rows are electrically coupled to each other, and respective pins of the fourth connector row and fourth pinout rows are electrically coupled to each other.

Example 22 may include the subject matter of any of Examples 20-21, and may further include a printed circuit board (PCB) electrically coupled to the first, second, third, and fourth pinout rows.

Example 23 may include the subject matter of any of Examples 20-22, and may further include wherein the pins of the first, second, third, and fourth pinout rows comprise through hole pins.

Example 24 may include the subject matter of any of Examples 20-23, and may further include wherein the pins of the first, second, third, and fourth pinout rows comprise surface mounting pins.

Example 25 may include the subject matter of any of Examples 20-24, and may further include wherein the first and second rows are disposed on different planes of the first side of the PCIe device.

Example 26 may include the subject matter of any of Examples 20-25, and may further include wherein the first and second rows are disposed on a same plane of the first side of the PCIe device.

Example 27 may include the subject matter of any of Examples 20-26, and may further include wherein a pin of the first row and a pin of the second row adjacent to the pin of the first row are substantially collinear with each other in a direction perpendicular to a major direction of the first and second rows.

Example 28 may include the subject matter of any of Examples 20-27, and may further include wherein a pin of the first row and a pin of the second row adjacent to the pin of the first row are non-collinear with each other in a direction perpendicular to a major direction of the first and second rows.

Example 29 may include the subject matter of any of Examples 20-28, and may further include wherein the first row is substantially parallel to the second row and the first row is disposed between the one or more computing components and the second row on the first side of the PCIe device.

Example 30 is method including generating or obtaining a data packet by one or more computing components; and transmitting the data packet using at least one pin included in a first row of a plurality of pins and at least one pin included in a second row of a plurality of pins, wherein the first and second rows are disposed substantially parallel to each other on a same side of a peripheral device that includes the one or more computing components.

Example 31 may include the subject matter of Example 30, and may further include receiving a second data packet using at least one pin included in a third row of a plurality of pins and at least one pin included in a fourth row of a plurality of pins, wherein the third and fourth rows are disposed substantially parallel to each other on
5 another side of the peripheral device that is a side opposite the same side.

Example 32 may include the subject matter of any of Examples 30-31, and may further include wherein a total number of pins of the first, second, third, and fourth rows is up to 256 pins or more than 256 pins.

Example 33 may include the subject matter of any of Examples 30-32, and may
10 further include wherein the peripheral device comprises a peripheral component interconnect express (PCIe) card or a PCIe riser card.

Although certain embodiments have been illustrated and described herein for purposes of description, a wide variety of alternate and/or equivalent embodiments or implementations calculated to achieve the same purposes may be substituted for the
15 embodiments shown and described without departing from the scope of the present disclosure. This application is intended to cover any adaptations or variations of the embodiments discussed herein. Therefore, it is manifestly intended that embodiments described herein be limited only by the claims.

CLAIMS

We claim:

1. An apparatus comprising:
5 one or more computing components;
a first row of a plurality of pins and a second row of a plurality of pins located on a first side of the apparatus, wherein the first row is disposed on the first side between the one or more computing components and the second row; and
a third row of a plurality of pins and a fourth row of a plurality of pins located on
10 a second side of the apparatus, wherein the third row is disposed on the second side between the one or more computing components and the fourth row, and the second side to comprise a side opposite the first side,
wherein the first, second, third, and fourth rows lack direct electrical coupling with each other and are electrically coupled to the one or more computing components.
- 15 2. The apparatus of claim 1, wherein the first side of the apparatus includes a first plane portion and a second plane portion, the first row disposed on the first plane portion and the second row disposed on the second plane portion, the first and second plane portions to comprise different planes of the first side.
3. The apparatus of claim 1, wherein the first side of the apparatus includes a
20 first plane portion and a second plane portion, the first row disposed on the first plane portion and the second row disposed on the second plane portion, the first and second plane portions to comprise same planes of the first side.
4. The apparatus of claim 1, wherein a pin of the first row and a pin of the second row adjacent to the pin of the first row are substantially collinear with each other
25 in a direction perpendicular to a major direction of the first and second rows.
5. The apparatus of claim 1, wherein a pin of the first row and a pin of the second row adjacent to the pin of the first row are non-collinear with each other in a direction perpendicular to a major direction of the first and second rows.
6. The apparatus of claim 1, wherein the apparatus comprises a peripheral
30 component interconnect express (PCIe) card or a PCIe riser card.
7. The apparatus of any of claims 1-6, wherein a total number of pins of the first, second, third, and fourth rows is up to 256 pins or more than 256 pins.

8. An apparatus comprising:

an interior cutout section including a first interior side that faces a second interior side, wherein a first row of a plurality of pins and a second row of a plurality of pins are disposed on the first interior side and a third row of a plurality of pins and a fourth row of a plurality of pins are disposed on the second interior side; and

5 fifth, sixth, seventh, and eighth rows of a plurality of pins disposed below the interior cutout section, wherein respective pins of the first and fifth rows are electrically coupled to each other, respective pins of the second and sixth rows are electrically coupled to each other, respective pins of the third and seventh rows are electrically coupled to each other, and respective pins of the fourth and eighth rows are electrically coupled to each other,

wherein the interior cutout section is shaped to contact and electrically couple with a component including four rows of a plurality of pins.

9. The apparatus of claim 8, wherein the first interior side includes a first plane portion and a second plane portion, the first row disposed on the first plane portion and the second row disposed on the second plane portion, the first and second plane portions to comprise different planes of the first interior side.

10. The apparatus of claim 8, wherein the first interior side of the apparatus includes a first plane portion and a second plane portion, the first row disposed on the first plane portion and the second row disposed on the second plane portion, the first and second plane portions to comprise same planes of the first side.

11. The apparatus of claim 8, wherein a pin of the first row and a pin of the second row adjacent to the pin of the first row are substantially collinear with each other in a direction perpendicular to a major direction of the first and second rows.

25 12. The apparatus of claim 8, wherein a pin of the first row and a pin of the second row adjacent to the pin of the first row are non-collinear with each other in a direction perpendicular to a major direction of the first and second rows.

13. The apparatus of claim 8, wherein the fifth, sixth, seventh, and eighth rows are to electrically couple with a printed circuit board (PCB).

30 14. The apparatus of claim 8, wherein pins of the fifth, sixth, seventh, and eighth rows comprise through hole pins.

15. The apparatus of any of claims 8-14, wherein pins of the fifth, sixth, seventh, or eighth rows comprise surface mounting pins.

16. An apparatus comprising:

a peripheral component interconnect express (PCIe) device including one or more computing components electrically coupled to first, second, third, and fourth rows of a plurality of pins, wherein the first and second rows are disposed on a first side of the PCIe device and the third and fourth rows are disposed on a second side of the PCIe device;
5 and

a PCIe connector including first, second, third, and fourth connector rows of a plurality of pins, wherein the first and second connector rows are disposed on a first interior side of the PCIe connector and the third and fourth connector rows are disposed on a second interior side of the PCIe connector, and wherein the PCIe device is aligned
10 with the PCIe connector to cause respective pins of the first row and first connector row to electrically couple to each other, respective pins of the second row and second connector row to electrically couple to each other, respective pins of the third row and third connector row to electrically couple to each other, and respective pins of the fourth
15 row and fourth connector row to electrically couple to each other.

17. The apparatus of claim 16, wherein the PCIe connector includes first, second, third, and fourth pinout rows of a plurality of pins, and wherein respective pins of the first connector row and first pinout row are electrically coupled to each other, respective pins of the second connector row and second pinout row are electrically
20 coupled to each other, respective pins of the third connector row and third pinout rows are electrically coupled to each other, and respective pins of the fourth connector row and fourth pinout rows are electrically coupled to each other.

18. The apparatus of claim 17, further comprising a printed circuit board (PCB) electrically coupled to the first, second, third, and fourth pinout rows.

19. The apparatus of claim 16, wherein the first and second rows are disposed on different planes of the first side of the PCIe device.

20. The apparatus of claim 16, wherein a pin of the first row and a pin of the second row adjacent to the pin of the first row are substantially collinear with each other in a direction perpendicular to a major direction of the first and second rows.

21. The apparatus of claim 16, wherein a pin of the first row and a pin of the second row adjacent to the pin of the first row are non-collinear with each other in a direction perpendicular to a major direction of the first and second rows.

22. The apparatus of any of claims 16-21, wherein the first row is substantially parallel to the second row and the first row is disposed between the one or more computing components and the second row on the first side of the PCIe device.

23. A method comprising:
5 generating or obtaining a data packet by one or more computing components; and transmitting the data packet using at least one pin included in a first row of a plurality of pins and at least one pin included in a second row of a plurality of pins, wherein the first and second rows are disposed substantially parallel to each other on a same side of a peripheral device that includes the one or more computing components.

10 24. The method of claim 23, further comprising:
receiving a second data packet using at least one pin included in a third row of a plurality of pins and at least one pin included in a fourth row of a plurality of pins, wherein the third and fourth rows are disposed substantially parallel to each other on another side of the peripheral device that is a side opposite the same side.

15 25. The method of any of claims 23-24, wherein the peripheral device comprises a peripheral component interconnect express (PCIe) card or a PCIe riser card.




FIG. 1




FIG. 2A




FIG. 2B




FIG. 2C




FIG. 2D




FIG. 2E




FIG. 3A

FIG. 3B





FIG. 3C




FIG. 3D




FIG. 3E




FIG. 4A




FIG. 4B




FIG. 4C




FIG. 4D





FIG. 4E



500




FIG. 5A




FIG. 5B





FIG. 5E




FIG. 5D




FIG. 5C




FIG. 6B

FIG. 6A




FIG. 6D

FIG. 6C




FIG. 7

INTERNATIONAL SEARCH REPORT

International application No.

PCT/CN2017/078920

A. CLASSIFICATION OF SUBJECT MATTER

G06F 13/40(2006.01)i

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

G06F; H01L; H05K

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

WPI, EPODOC, CNKI, CNPAT, IEEE, GOOGLE: PCI, pin, expand, enlarge, row, parallel, first, second, connect

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2016170928 A1 (INTEL CORPORATION) 16 June 2016 (2016-06-16) description, paragraphs 7-25, figures 1-2	1-25
A	CN 103943585 A (LENOVO BEIJING CO., LTD.) 23 July 2014 (2014-07-23) the whole document	1-25
A	CN 105489568 A (INST. MICROELECTRONICS CHINESE ACAD. SCI.) 13 April 2016 (2016-04-13) the whole document	1-15
A	CN 102610584 A (SAMSUNG SEMICONDUCTOR CHINA RES. & DEV. CO., LTD. ET AL.) 25 July 2012 (2012-07-25) the whole document	1-25
A	US 2015064939 A1 (RABINOVITZ, JOSEF) 05 March 2015 (2015-03-05) the whole document	1-25



Further documents are listed in the continuation of Box C.



See patent family annex.

* Special categories of cited documents:

“A” document defining the general state of the art which is not considered to be of particular relevance

“E” earlier application or patent but published on or after the international filing date

“L” document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

“O” document referring to an oral disclosure, use, exhibition or other means

“P” document published prior to the international filing date but later than the priority date claimed

“T” later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

“X” document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

“Y” document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

“&” document member of the same patent family

Date of the actual completion of the international search

20 December 2017

Date of mailing of the international search report

03 January 2018

Name and mailing address of the ISA/CN

STATE INTELLECTUAL PROPERTY OFFICE OF THE
P.R.CHINA
6, Xitucheng Rd., Jimen Bridge, Haidian District, Beijing
100088
China

Facsimile No. (86-10)62019451

Authorized officer

JIANG, Xiaoqing

Telephone No. (86-10)010-62413801

INTERNATIONAL SEARCH REPORT
Information on patent family members

International application No.

PCT/CN2017/078920

Patent document cited in search report			Publication date (day/month/year)	Patent family member(s)			Publication date (day/month/year)
US	2016170928	A1	16 June 2016	KR	20160072014	A	22 June 2016
				EP	3032427	A1	15 June 2016
				JP	2016115922	A	23 June 2016
				US	2017286353	A1	05 October 2017
				CN	105701050	A	22 June 2016
CN	103943585	A	23 July 2014	None			
CN	105489568	A	13 April 2016	WO	2017088286	A1	01 June 2017
CN	102610584	A	25 July 2012	None			
US	2015064939	A1	05 March 2015	None			