

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
27 November 2008 (27.11.2008)

PCT

(10) International Publication Number
WO 2008/142610 A1

(51) International Patent Classification:
G06F 5/12 (2006.01)

(21) International Application Number:

PCT/IB2008/051894

(22) International Filing Date: 14 May 2008 (14.05.2008)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
07108299.4 16 May 2007 (16.05.2007) EP

(71) Applicant (for all designated States except US): **NXP B.V.** [NL/NL]; High Tech Campus 60, NL-5656 AG Eindhoven (NL).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **BOONSTRA, Johannes** [NL/NL]; c/o NXP Semiconductors, IP Department, Cross Oak Lane, Redhill Surrey RH1 5HA (GB). **RANGARAJAN, Sundaravaradan** [IN/IN]; c/o NXP Semiconductors, IP Department, Cross Oak Lane, Redhill

Surrey RH1 5HA (GB). **KUMAR, Rajendra** [IN/IN]; c/o NXP Semiconductors, IP Department, Cross Oak Lane, Redhill Surrey RH1 5HA (GB).

(74) Agents: **WHITE, Andrew, G.** et al.; c/o NXP Semiconductors, IP Department, Cross Oak Lane, Redhill Surrey RH1 5HA (GB).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM,

[Continued on next page]

(54) Title: FIFO BUFFER




FIG. 2

(57) Abstract: A FIFO memory circuit is for interfacing between circuits with different clock domains. The circuit has a FIFO memory (10), a write pointer circuit (16) clocked by the clock of a first clock domain and controlling the memory location to which data is written, and a read pointer circuit clocked by the clock of a second clock domain and controlling the memory location from which data is read. The read and write pointer circuits use gray coding. The memory circuit further comprises a duplicate write pointer circuit (30) which has its write pointer address incremented synchronously with the write pointer circuit (16), and which has a starting write address selected such that the duplicate write pointer address lags behind the write pointer address circuit by a number of address locations corresponding to the size of the FIFO memory (10). A comparator (34) compares the read pointer circuit address with the duplicate write pointer circuit address for determining a full status of the FIFO memory.



ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM),
European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI,
FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MT, NL,
NO, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG,
CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

- *with international search report*
- *before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments*

DESCRIPTION

FIFO BUFFER

5 This invention relates to FIFO (first in first out) buffer designs for interfacing between different clock domains.

 State-of-the-art Systems-on-Chip (SoC) have multiple clock domains, in which digital logic is implemented. Clock domains can have independent
10 frequencies and/or phases. While communicating between clock domains meta-stability may occur: temporarily a circuit enters a state between 0 and 1. To safely communicate between domains, typically synchronization flip-flops are used in combination with a handshake scheme.

 To communicate large quantities of data across a clock domain
15 crossing, it is well known to use a First-In-First-Out hardware buffer (FIFO). The writing end of the FIFO resides in the first clock domain and the reading end of the FIFO resides in the second clock domain.

 The FIFO consists of a storage element (memory, flip-flops or latches) and control logic. The control logic generates the write and read addresses for
20 accessing the memory and the control logic takes care of the synchronization between the clock domains. These write and read addresses are determined by read and write pointers.

 The write pointer points to the next word to be written. During a FIFO write operation (clocked by the first clock domain), the memory location that is
25 pointed to by the write pointer is written, and then the write pointer is incremented to point to the next location to be written.

 Similarly, the read pointer points to the current FIFO word to be read.

 On reset, both read and write pointers are set to zero. The FIFO is then empty, and an empty flag is used to indicate this. After a first data word is
30 written to the FIFO, the write pointer increments, the empty flag is cleared, and the read pointer addresses the contents of the first FIFO memory word. This first word is pushed to the FIFO data output port. The read pointer is always

pointing to the next FIFO word to be read, so that the receiver logic does not have to use two clock periods to read the data word.

The FIFO is empty when the read and write pointers are both equal. This condition happens when both pointers are reset to zero during a reset operation, or when the read pointer catches up to the write pointer, having
5 read the last word from the FIFO.

The FIFO is used as a circular memory device. The FIFO can become full (for example if the write clock frequency is higher than the read clock frequency), and there is accordingly a maximum data transfer capacity. The
10 FIFO is full when the pointers are again equal, but this time the write pointer has wrapped around and caught up to the read pointer. To avoid data being written to the memory which overwrites the location of unread data, the preceding write pointer state needs to be detected. There are a number of ways to do this, one of which is to introduce a sign bit. The FIFO is then full if
15 the pointers are equal but the sign bit is not equal.

To efficiently synchronize between clock domains the address pointers are typically implemented using gray coding. Gray codes allow one bit to change for each clock transition, avoiding multiple changing signals on one clock edge. The FIFO will be empty if the read gray pointer is equal to the
20 write gray pointer as outlined above. For the case of an additional MSB sign bit being added, the FIFO will be full if the two upper bits of the read gray pointer are the inverse of the two upper bits of the write gray pointer and the remaining bits are equal. This is because of the reflected nature of the gray code. The sequence of the lower (n-2) bits of the gray code in the first half of
25 the sequence is repeated in the second half of the sequence, but with the first two bits inverted. The FIFO memory size corresponds to (n-1) bits, i.e. half the full gray code cycle, and half of the gray code can be detected based on inversion of the two MSBs.

Figure 1 shows a known FIFO circuit including the storage elements
30 and the control gray counter logic consisting of gray state registers, synchronization registers and full/empty detection logic.

The FIFO circuit comprises a memory 10, a multiplexer architecture 12 for write addressing the memory based on a gray coded address signal and a multiplexer architecture 14 for read addressing the memory based on a gray coded address signal.

5 A gray coded write address pointer 16 is incremented at each cycle of the write clock domain by unit 18, and the write address pointer output is provided to the multiplexer arrangement 12.

 A gray coded read address pointer 20 is incremented at each cycle of the read clock domain by unit 22, and the read address pointer output is
10 provided to the multiplexer arrangement 14.

 A FIFO full status is based on a comparison of the write pointer address and a resynchronized read pointer address.

 By inverting the two MSBs of the resynchronized read pointer address using inverter 24, equality between this value and the write pointer address is
15 used to indicate a FIFO full status, based on an additional MSB sign bit being used as explained above. A FIFO empty status is based on a comparison of the read pointer address and a resynchronized write pointer address, with equality used to indicate a FIFO empty status.

 The nature of gray coding prevents a gray sequence to be of arbitrary
20 length. In fact, a gray code sequence length will always be a multiple of 4. In practice, this means that a clock domain crossing FIFO that uses just one read pointer and one write pointer will have an even number of entries (depth).

 The use of gray or binary coded address also introduces a long path for reading the FIFO. One of the registers needs to be selected for reading,
25 resulting in the trees of multiplexers 12,14, which introduce significant delays.

 According to a first aspect of the invention, there is provided a FIFO memory circuit for interfacing between circuits with different clock domains, comprising:

30 a FIFO memory;

 a write pointer circuit clocked by the clock of a first clock domain and controlling the memory location to which data is written; and

a read pointer circuit clocked by the clock of a second clock domain and controlling the memory location from which data is read,

wherein the read and write pointer circuits use gray coding, and wherein the memory circuit further comprises a duplicate gray coding write pointer
5 circuit which has its write pointer address incremented synchronously with the write pointer circuit, and which has a starting write address selected such that the duplicate write pointer address lags behind the write pointer address circuit by a number of address locations corresponding to the size of the FIFO memory, and wherein the memory circuit further comprises a comparator for
10 comparing the read pointer circuit address with the duplicate write pointer circuit address for determining a full status of the FIFO memory.

This arrangement uses (in addition to the conventional read and write gray pointers) a further write pointer, which may be considered to be a shadow pointer. This starts at minus the FIFO size (gray coded). The shadow pointer
15 is used to determine the full state of the FIFO. Using this shadow pointer arbitrary sided FIFOs can be realized, including even and odd sized. The FIFO will be full if both pointers, including any sign bit, are equal.

Preferably, the comparator comprises a circuit for detecting equality of the duplicate write pointer address and the read pointer address. This avoids
20 the need for complicated techniques to determine the full state of a FIFO.

A comparator may also be used for comparing the read pointer circuit address with the write pointer circuit address for determining an empty status of the FIFO memory. The comparator then comprises a circuit for detecting
equality of the write pointer address and the read pointer address.

25

According to a second aspect of the invention, there is provided a FIFO memory circuit for interfacing between circuits with different clock domains, comprising:

a FIFO memory;

30 a write pointer circuit clocked by the clock of a first clock domain and controlling the memory location to which data is written; and

a read pointer circuit clocked by the clock of a second clock domain and controlling the memory location from which data is read,

wherein the read and write pointer circuits use gray coding, and wherein the memory circuit further comprises a first conversion circuit for converting the read pointer circuit address to a one-hot signal and for controlling the read address of the FIFO memory, and wherein the read and write pointer circuit gray coded values are used to obtain empty and full status information of the FIFO memory.

This aspect of the invention enables the speed of the FIFO read process to be increased, by providing an additional shadow register storing the read address in a one-hot encoded value.

The conventional multiplexer hierarchy of the read architecture can then be replaced with an AND, reduce OR tree and reducing the delay from the address register to the data outputs.

The same pointer logic can be implemented at the write port to improve timing. In this case, the circuit further comprises a second conversion circuit for converting the write pointer circuit address to a one-hot signal and for controlling the write address of the FIFO memory.

The FIFO memory is preferably a one-hot addressable memory.

Examples of the invention will now be described in detail with reference to the accompanying drawings, in which:

Figure 1 shows a known FIFO memory circuit for interfacing between circuits with different clock domains;

Figure 2 shows a first example of FIFO memory circuit of the invention;

Figure 3 shows a second example of FIFO memory circuit of the invention; and

Figure 4 shows conversion circuitry used in the circuit of Figure 3.

The same reference numbers are used in the figures to denote the same components.

Figure 2 shows a first example of memory circuit of the invention. The circuit of Figure 2 corresponds to the circuit of Figure 1, with the addition of a duplicate gray coding write pointer circuit 30 and associated increment circuit 32. The duplicate circuit 30 has its write pointer address incremented
5 synchronously with the write pointer circuit (namely under the control of the clock of the first clock domain, on the write side of the FIFO).

The starting write address is selected such that the duplicate write pointer address lags behind the write pointer address circuit by a number of address locations corresponding to the size of the FIFO memory. In other
10 words, the duplicate write pointer starts at the gray coded value corresponding minus the FIFO size (the gray coding is cyclical).

This enables arbitrary size FIFOs to be used. By allowing FIFOs to have arbitrary depth instead of only even depth, the silicon area can be reduced.

15 The FIFO can be of arbitrary size by using an additional set of read/write address registers, generating the memory address. This additional set of registers can be binary or one-hot coded. In this case, the gray code registers are only used to generate the full/empty status.

In this case, there will be six registers:

20 read and write pointer;
read and write shadow pointer;
read and write address.

The comparator 34 is then for comparing the resynchronized read pointer circuit address with the duplicate write pointer circuit address, for
25 determining a full status of the FIFO memory. This avoids the need to process the read pointer address in the manner shown in Figure 1 before implementing the comparison.

The duplicate write pointer may be considered to be a shadow pointer.

The empty status can be detected using the conventional approach
30 shown in Figure 1.

Figure 3 shows a second example of memory circuit of the invention, and which increases the speed of operation.

The circuit of Figure 3 uses the same gray coded read and write pointers as the circuit of Figure 1 and uses the same techniques for detecting full and empty status (although not shown in as much detail in Figure 3). The memory circuit further comprises a first conversion circuit 40 for converting the read pointer circuit address to a one-hot signal and for controlling the read address of the FIFO memory.

In this way, one-hot coded addresses are used for reading the storage elements. For a simple FIFO, standard flip-flops or latches can be used. In the case of a memory or register file implementation, a one-hot addressable memory is required.

This use of one-hot memory reading enables the speed of the FIFO read process to be increased.

The first conversion circuit 40 comprises a circuit 42 for storing a one-hot address and a rotation circuit 44 which acts as an increment circuit, moving the one-hot "1" one bit space. The one-hot value is provided to an addressing logic circuit based on adders 45 and an OR tree 46 to derive the memory location to be addressed. The circuit of Figure 3 thus combines the advantage of gray coding for implementing the FIFO full and empty status flags, and the advantages of one-hot memory reading. The circuit provides improved timing of the write data input and the read data output, resulting in a higher operating frequency and/or lower power dissipation.

In this arrangement, the gray code registers (regular and shadow) are *only* used to handshake between the two clock domains and detect full/empty status; the one-hot registers are used to do the actual memory access. Using one-hot coding will reduce access time to the memory (compared to gray or binary codes) hence increasing operating frequency.

The write address may be implemented using conventional gray coding in the manner shown in Figure 1. However, Figure 3 shows a modification in which the write address circuitry replicates the one-hot read circuitry. In this way, one-hot coded addresses are also used for writing to the storage elements. The circuit then further comprises a second conversion circuit 50 for

converting the write pointer circuit address to a one-hot signal and for controlling the write address of the FIFO memory.

The second conversion circuit 50 comprises a circuit 52 for storing a one-hot address and a rotation circuit 54 which acts as an increment circuit, moving the one-hot "1" one bit space. The one-hot value is provided to an addressing logic circuit based on adders 55.

The conversion circuits for converting one-hot signals to memory address signals are different on the read and write sides because writing and reading have different requirements. When writing, one of the memory locations needs to be enabled (using unit 45), and each bit in the one-hot code corresponds to an enable for one memory location. When reading, one of the memory locations needs to be selected, and each bit in the read one-hot register corresponds to a memory location. By logically ANDing these bits with their corresponding memory location (in unit 55) and logically ORing the result (in unit 46) the register can be read.

The FIFO memory can be implemented as a one-hot addressable memory. In this case, circuits 55, 45 and 46 can be implemented as part of the memory itself.

Figure 4 shows illustrates the register reading logic for a gray/binary address (top part of Figure 4) and for a one-hot address for a FIFO, of depth 8 with 8 bits of data.

The gray/binary circuit converts from gray encoded data to binary encoded data and uses a tree of multiplexer circuits 60. The logic depth for the gray/binary coded address based multiplexer structure is 6 AND/OR layers, and the maximum fanout (bit 0) is 32

The inputs to the circuit are values d0 to d7 at the top of the figure, and these are the values stored in the 8 FIFO locations. At the bottom of the circuit, one of these locations is selected as output vector [7:0].

The one-hot address converter comprises an array of adder circuits 62 and a tree 64 of OR gates. The logic depth for the one-hot coded address based AND/OR structure is 4. The maximum fanout (all bits) is 8.

The circuits of Figure 4 are conventional and are provided simply to show that one-hot addressing can reduce latency and increase operating frequency.

5 The reduced logic depth and the reduced fanout obtained by using processing of one-hot signals allows higher operating frequencies, or lower operating voltage and consequently lower power.

The invention can be applied to a wide variety of silicon on chip circuits having multiple clock domains and associated clock domain crossings. The FIFO circuits can form part of on-chip bus bridges and interface modules.

10 Various other modifications will be apparent to those skilled in the art.

CLAIMS

1. A FIFO memory circuit for interfacing between circuits with different clock domains, comprising:
- 5 a FIFO memory (10);
- a write pointer circuit (16) clocked by the clock of a first clock domain and controlling the memory location to which data is written; and
- a read pointer circuit clocked by the clock of a second clock domain and controlling the memory location from which data is read,
- 10 wherein the read and write pointer circuits use gray coding, and wherein the memory circuit further comprises a duplicate write pointer circuit (30) which has its write pointer address incremented synchronously with the write pointer circuit (16), and which has a starting write address selected such that the duplicate write pointer address lags behind the write pointer address circuit by
- 15 a number of address locations corresponding to the size of the FIFO memory (10), and wherein the memory circuit further comprises a comparator (34) for comparing the read pointer circuit address with the duplicate write pointer circuit address for determining a full status of the FIFO memory.
- 20 2. A memory circuit as claimed in claim 1, further comprising a resynchroniser for resynchronising the read pointer to the clock of the first clock domain, and wherein the comparator (34) is for comparing the resynchronized read pointer circuit address with the duplicate write pointer (30) circuit address.
- 25 3. A memory circuit as claimed in claim 1 or 2, wherein the comparator (34) comprises a circuit for detecting equality of the duplicate write pointer address and the read pointer address.
- 30 4. A memory circuit as claimed in any preceding claim, further comprising a second comparator for comparing the read pointer circuit address

with the write pointer circuit address for determining an empty status of the FIFO memory.

5 5. A memory circuit as claimed in claim 4, further comprising a resynchroniser for resynchronising the write pointer to the clock of the second clock domain, and wherein the second comparator is for comparing the resynchronized write pointer circuit address with the read pointer circuit address.

10 6. A memory circuit as claimed in claim 4 or 5, wherein the comparator comprises a circuit for detecting equality of the write pointer address and the read pointer address.

15 7. A FIFO memory circuit for interfacing between circuits with different clock domains, comprising:

 a FIFO memory;

 a write pointer circuit clocked by the clock of a first clock domain and controlling the memory location to which data is written; and

20 a read pointer circuit clocked by the clock of a second clock domain and controlling the memory location from which data is read,

 wherein the read and write pointer circuits use gray coding, and wherein the memory circuit further comprises a first conversion circuit (40) for converting the read pointer circuit address to a one-hot signal and for controlling the read address of the FIFO memory, and wherein the read and write pointer circuit gray coded values are used to obtain empty and full status information of the FIFO memory.

30 8. A memory circuit as claimed in claim 7, wherein the first conversion circuit (40) comprises a logic structure comprising AND gates (62), and a logic structure comprising an OR tree (64).

9. A memory circuit as claimed in claim 7 or 8, further comprising a second conversion circuit (50) for converting the write pointer circuit address to a one-hot signal and for controlling the write address of the FIFO memory.

1/4




FIG. 1




FIG. 2




FIG. 3




FIG. 4

INTERNATIONAL SEARCH REPORT

International application No
PCT/IB2008/051894

A. CLASSIFICATION OF SUBJECT MATTER
INV. G06F5/12

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
G06F

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, WPI Data

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2004/255188 A1 (LO JOHN [US]) 16 December 2004 (2004-12-16)	7-9
A	paragraph [0019] - paragraph [0031]; figure 1	1-6
X	US 6 553 448 B1 (MANNION DAVID JAMES [US]) 22 April 2003 (2003-04-22)	7-9
A	column 1, line 15 - column 2, line 38; figure 1	1-6
X	"IMPROVED FIRST-IN FIRST-OUT" IBM TECHNICAL DISCLOSURE BULLETIN, IBM CORP. NEW YORK, US, vol. 39, no. 4, 1 April 1996 (1996-04-01), page 45/46, XP000587415 ISSN: 0018-8689	7-9
A	the whole document	1-6
	----- -/--	



Further documents are listed in the continuation of Box C.



See patent family annex.

* Special categories of cited documents:

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

- *T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- *&* document member of the same patent family

Date of the actual completion of the international search

15 September 2008

Date of mailing of the international search report

23/09/2008

Name and mailing address of the ISA/

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Prins, Leendert

INTERNATIONAL SEARCH REPORT

International application No

PCT/IB2008/051894

C(Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 6 389 490 B1 (CAMILLERI NICOLAS J [US] ET AL) 14 May 2002 (2002-05-14)	7-9
A	abstract	1-6
X	US 5 426 756 A (SHYI JONATHAN [US] ET AL) 20 June 1995 (1995-06-20)	7-9
A	column 1, line 15 - column 3, line 3	1-6
X	TAN K-C B ET AL: "Low power multi-segment sequential one hot addressing architecture" IEE PROCEEDINGS: CIRCUITS DEVICES AND SYSTEMS, INSTITUTION OF ELECTRICAL ENGINEERS, STENVENAGE, GB, vol. 153, no. 2, 13 April 2006 (2006-04-13), pages 159-166, XP006026132 ISSN: 1350-2409	7-9
A	Section 2	1-6

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No

PCT/IB2008/051894

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2004255188	A1	16-12-2004	NONE
US 6553448	B1	22-04-2003	NONE
US 6389490	B1	14-05-2002	US 6434642 B1 13-08-2002 US 6405269 B1 11-06-2002 US 6401148 B1 04-06-2002
US 5426756	A	20-06-1995	NONE