### (19) World Intellectual Property Organization

International Bureau



## 

(43) International Publication Date 3 March 2005 (03.03.2005)

**PCT** 

# (10) International Publication Number WO 2005/020323 A3

(51) International Patent Classification<sup>7</sup>: H01L 29/78

(21) International Application Number:

PCT/US2004/025565

(22) International Filing Date: 5 August 2004 (05.08.2004)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:

10/643,461 18 August 2003 (18.08.2003) US


- (71) Applicant (for all designated States except US): AD-VANCED MICRO DEVICES, INC. [US/US]; One AMD Place, Mail Stop 68, P.O. Box 3453, Sunnyvale, CA 94088-3453 (US).
- (71) Applicant (for US only): ANG, Boon-Yong [SG/US]; 10412 S. Blaney Avenue, Cupertino, CA 95014 (US).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): XIANG, Qi [CN/US]; 1119 Thames Drive, San Jose, CA 95129 (US).

GOO, Jung-Suk [KR/US]; 100 Escondido Village, #D, Stanford, CA 94305 (US).

- (74) Agent: DANIEL, Collopy, R.; One AMD Place, Mail Stop 68, P.O. Box 3453, Sunnyvale, CA 94088-3453 (US).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

[Continued on next page]

(54) Title: FIELD EFFECT TRANSISTOR HAVING INCREASED CARRIER MOBILITY



(57) Abstract: According to one exemplary embodiment, a FET which is situated over a substrate (104), comprises a channel (112) situated in the substrate (104). The FET further comprises a first gate dielectric (116) situated over the channel (112), where the first gate dielectric (116) has a first coefficient of thermal expansion. The FET further comprises a first gate electrode (114) situated over the first gate dielectric (116), where the first gate electrode (114) has a second coefficient of thermal expansion, and where the second coefficient of thermal expansion is different than the first coefficient of thermal expansion so as to cause an increase in carrier mobility in the FET. The second coefficient of thermal expansion may be greater that the first coefficient of thermal expansion, for example. The increase in carrier mobility may be caused by, for example, a tensile strain created in the channel (112).



## WO 2005/020323 A3



#### **Published:**

- with international search report
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

(88) Date of publication of the international search report:  $$6{\rm \;May\;}2005$$ 

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

US2004/025565

## A. CLASSIFICATION OF SUBJECT MATTER IPC 7 H01L29/78

According to International Patent Classification (IPC) or to both national classification and IPC

#### B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)  $IPC\ 7\ H01L$ 

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the International search (name of data base and, where practical, search terms used)

EPO-Internal, PAJ, IBM-TDB, INSPEC, COMPENDEX, WPI Data

Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Х	US 2002/093046 A1 (MORIYA HIROSHI ET AL) 18 July 2002 (2002-07-18) paragraph '0038! - paragraph '0139!; claims 12-16; figures 1-22	1-10
X	OTA K ET AL: "Novel locally strained channel technique for high performance 55nm CMOS" INTERNATIONAL ELECTRON DEVICES MEETING 2002. IEDM. TECHNICAL DIGEST. SAN FRANCISCO, CA, DEC. 8 - 11, 2002, NEW YORK, NY: IEEE, US, 8 December 2002 (2002-12-08), pages 27-30, XP010625982 ISBN: 0-7803-7462-2 abstract; figure 1	1-6,10

X Further documents are listed in the continuation of box C.	χ Patent family members are listed in annex.
Special categories of cited documents:  'A' document defining the general state of the art which is not considered to be of particular relevance  'E' earlier document but published on or after the international filing date  'L' document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)  'O' document referring to an oral disclosure, use, exhibition or other means  'P' document published prior to the international filing date but later than the priority date claimed	<ul> <li>"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention</li> <li>"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone</li> <li>"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.</li> <li>"&amp;" document member of the same patent family</li> </ul>
Date of the actual completion of the international search	Date of mailing of the international search report
17 February 2005	25/02/2005
Name and mailing address of the ISA  European Patent Office, P.B. 5818 Patentlaan 2  NL – 2280 HV Rijswijk  Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,  Fax: (+31-70) 340-3016	Authorized officer  Berthold, K

5

US2004/025565

		052004/025565			
C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT  Category Cliation of document, with indication, where appropriate, of the relevant passages  Relevant to claim No.					
Category °	Citation of document, with indication, where appropriate, of the relevant passages	Helevant to claim No.			
X	"APPLYING MECHANICAL STRESS TO IMPROVE MOS SEMICONDUCTOR PERFORMANCE" IBM TECHNICAL DISCLOSURE BULLETIN, IBM CORP. NEW YORK, US, vol. 30, no. 9, 1 February 1988 (1988-02-01), pages 330-333, XP000104874 ISSN: 0018-8689 the whole document	1-6,10			
X	MOMOSE H S ET AL: "Relationship between mobility and residual-mechanical-stress as measured by Raman spectroscopy for nitrided-oxide-gate MOSFETs" IEDM 90, 9 December 1990 (1990-12-09), pages 65-68, XPO10554693 abstract	1-6,10			
<b>X</b>	O'CONNOR J: "Analytical predictions of thermal stress in MOSFETs" AEROSPACE APPLICATIONS CONFERENCE, 1995. PROCEEDINGS., 1995 IEEE ASPEN, CO, USA 4-11 FEB. 1995, NEW YORK, NY, USA, IEEE, US, 4 February 1995 (1995-02-04), pages 131-143, XP010147581 ISBN: 0-7803-2473-0 abstract; table 1	1-6,10			
A	WRISTERS D ET AL: "Ultra thin oxide reliability: effects of gate doping concentration and poly-Si/SiO2 interface stress relaxation" RELIABILITY PHYSICS SYMPOSIUM, 1996. 34TH ANNUAL PROCEEDINGS., IEEE INTERNATIONAL DALLAS, TX, USA 30 APRIL-2 MAY 1996, NEW YORK, NY, USA, IEEE, US, 30 April 1996 (1996-04-30), pages 77-83, XPO10157549 ISBN: 0-7803-2753-5 abstract; figure 13b	1-10			
E	WO 2004/112147 A (INTEL CORPORATION) 23 December 2004 (2004-12-23) the whole document	1-6,10			
Α	STEEGEN A ET AL: "Silicide-induced stress in Si: origin and consequences for MOS technologies" MATERIALS SCIENCE AND ENGINEERING R: REPORTS, ELSEVIER SEQUOIA S.A., LAUSANNE, CH, vol. 38, no. 1, 4 June 2002 (2002-06-04), pages 1-53, XP004354317 ISSN: 0927-796X pages 38-45; figure 43	9			

5

'US2004/025565

		052004/025565
C.(Continu	ation) DOCUMENTS CONSIDERED TO BE RELEVANT	
Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 6 262 462 B1 (MARSHALL DANIEL S ET AL) 17 July 2001 (2001-07-17) column 3, line 15 - line 24	1
Α	US 5 721 145 A (KUSAKABE ET AL) 24 February 1998 (1998-02-24) column 4, line 26 - line 37	7,8
A	EP 1 164 636 A (CHARTERED SEMICONDUCTOR MANUFACTURING PTE LTD) 19 December 2001 (2001-12-19) paragraph '0006!; figures 2,5,7	9
Α	PATENT ABSTRACTS OF JAPAN vol. 017, no. 418 (E-1408), 4 August 1993 (1993-08-04) & JP 05 082777 A (NEC CORP), 2 April 1993 (1993-04-02) abstract	6,7
	<del></del>	

Information on patent family members

US2004/025565

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2002093046	A1 18-07-2002	JP 2002246591 A JP 2002217410 A TW 543201 B	30-08-2002 02-08-2002 21-07-2003
WO 2004112147	A 23-12-2004	US 2004253776 A1 WO 2004112147 A1	16-12-2004 23-12-2004
US 6262462	B1 17-07-2001	NONE	
US 5721145	A 24-02-1998	JP 6104268 A DE 4331894 A1	15-04-1994 24-03-1994
EP 1164636	A 19-12-2001	US 6391732 B1 EP 1164636 A2 SG 97181 A1	21-05-2002 19-12-2001 18-07-2003
JP 05082777	A 02-04-1993	JP 3068270 B2	24-07-2000