

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
27 December 2007 (27.12.2007)

PCT

(10) International Publication Number
WO 2007/149620 A3

(51) International Patent Classification:
G06F 17/50 (2006.01)

(21) International Application Number:
PCT/US2007/066547

(22) International Filing Date: 12 April 2007 (12.04.2007)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
11/424,767 16 June 2006 (16.06.2006) US

(71) Applicant (for all designated States except US):
FREESCALE SEMICONDUCTOR INC. [US/US];
6501 William Cannon Drive West, Austin, Texas 78735
(US).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **SIBIGTROTH,**
James M. [US/US]; 2412 Walsh Drive, Round Rock,
Texas 78681 (US). **GARCIA III, Dionicio** [US/US]; 4610
Caymen Place, Austin, Texas 78749 (US).


(74) Agents: **KING, Robert L.** et al.; 7700 W. Parmer Lane,
MD: TX32/PL02, Austin, Texas 78729 (US).

(81) Designated States (unless otherwise indicated, for every
kind of national protection available): AE, AG, AL, AM,
AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH,
CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES,
FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN,
IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR,
LS, LT, LU, LY, MA, MD, MG, MK, MN, MW, MX, MY,
MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RS,
RU, SC, SD, SE, SG, SK, SL, SM, SV, SY, TJ, TM, TN,
TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every
kind of regional protection available): ARIPO (BW, GH,
GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM,
ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM),
European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI,
FR, GB, GR, HU, IE, IS, IT, LT, LU, LV, MC, MT, NL, PL,
PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM,
GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

[Continued on next page]

(54) Title: SYSTEM AND METHOD FOR SHARING RESET AND BACKGROUND COMMUNICATION ON A SINGLE MCU PIN



(57) Abstract: Methods and data processing systems (610) are provided to share a common pin (604) between two circuits (614, 750) in microcontroller unit (MCU). Signals are received at a common pin (604) included in the MCU. If the first circuit (614) has been enabled, then the received signals are analyzed to determine whether the signals are valid command signals for the first circuit (614). If the signals are not a valid command signal, then a second circuit (750) is performed. If the first circuit (614) has not been enabled, then an alternate function is performed. One of the operations performed by the alternate function is to determine whether to enable the first function. In one embodiment, the first circuit is a background debug controller (614) of the MCU and the second circuit is a reset circuit (750).



Published:

— *with international search report*

(88) Date of publication of the international search report:

12 June 2008

INTERNATIONAL SEARCH REPORT

International application No.

PCT/US 07/66547

A. CLASSIFICATION OF SUBJECT MATTER

IPC(8) - G06F 17/50 (2007.10)

USPC - 716/1

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

USPC: 716/1

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched
USPC: 716/1, 716/2 (search term limited)

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

Electronic Databases Searched: pubWEST(PGPB,USPT,EPAB,JPAB; PLUR=YES); DialogPRO(Engineering); Google Scholar

Text search terms: shared pin, common pin, reset, pod, dongle, active connector, remote circuit, 1149, USB, JTAG, hot, enable, disable, reset, synchronization

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	FREESCALE Semiconductor, "MC9S08GB60A MC9S08GB32A MC9S08GT60A MC9S08GT32AHCS 08 Microcontrollers Data Sheet" 08/2005 [retrieved 19 December 2007 (19.12.2007)] Retrieved from the Internet. <URL: http://www.freescale.com/files/microcontrollers/doc/data_sheet/MC9S08GB60A.pdf > Entire document (especially pg 17, para 3; pg 18, para 1; 3; pg 29, para 1-2, 4-6, 8; pg 30, para 4; pg 33, para 4; pg 37, para 2; pg 154, para 3; pg 235, para 4; pg 242, para 5-6 and Fig. 15-1)	1-20
A	US 2004/0100459 A1 (WU et al.) 27 May 2004 (27.05.2004) entire document, especially Fig. 1, Abstract, para [0014]-[0015], [0019]	1-20
A	US 2005/0234674 A1 (BUNDY et al.) 20 October 2005 (20.10.2005) entire document	1-20
A	US 2006/0101173 A1 (CHENG et al.) 11 May 2006 (11.05.2006) entire document	1-20

☐ Further documents are listed in the continuation of Box C.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

22 December 2007 (22.12.2007)

Date of mailing of the international search report

07 MAR 2008

Name and mailing address of the ISA/US

Mail Stop PCT, Attn: ISA/US, Commissioner for Patents

P.O. Box 1450, Alexandria, Virginia 22313-1450

Facsimile No. 571-273-3201

Authorized officer:

Lee W. Young

PCT Helpdesk: 571-272-4300
PCT OSP: 571-272-7774