

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
5 February 2004 (05.02.2004)

PCT

(10) International Publication Number
WO 2004/012024 A1

(51) International Patent Classification⁷: **G05F 1/56**

(21) International Application Number:
PCT/US2003/020222

(22) International Filing Date: 30 June 2003 (30.06.2003)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
10/208,951 31 July 2002 (31.07.2002) US

(71) Applicant: **FAIRCHILD SEMICONDUCTOR CORPORATION** [US/US]; 82 Running Hill Road, South Portland, ME 04106 (US).

(72) Inventors: **HULFACHOR, Ronald, B.**; 112 Oakhurst Road, Cape Elizabeth, ME 04107 (US). **MCDONALD, James, J., II.**; 35 County Road, Gorham, ME 04038 (US).

(74) Agents: **PAUL, Edwin, H.** et al.; Cesari and McKenna, LLP, 88 Black Falcon Avenue, Boston, MA 02210 (US).

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VC, VN, YU, ZA, ZM, ZW.


(84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

- with international search report
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: CAPACITIVELY COUPLED CURRENT BOOST CIRCUITRY FOR INTEGRATED VOLTAGE REGULATOR



(57) Abstract: A current boost circuit that supplies additional current to a voltage reference power rail (Vref). When the voltage reference power rail (Vref) drops due to an excessive current demand from the load (ca, cb), the drop is sensed and a switch (p1, p2) is activated supplying additional current to the voltage reference rail (Vref). A gain stage (GAIN) is capacitively coupled to the reference voltage (Vref) and any drop is transferred through this capacitor (C1, C2) to a gain stage (GAIN) that amplifies the drop. The amplified drop is capacitively coupled to a solid state switch (P1, P2) that turns on connecting an additional current source (VCC) to the reference voltage rail (Vref). The solid state switch (P1, P2) is biased just below its turn on threshold.

WO 2004/012024 A1

CAPACITIVELY COUPLED CURRENT BOOST CIRCUITRY FOR INTEGRATED VOLTAGE REGULATOR

BACKGROUND OF THE INVENTION

Field of the Invention

5 The present invention relates to voltage regulators, and more particularly to integrated circuit voltage regulators and even more particularly to their response to quickly changing load impedances requiring large, instantaneous, additional load current.

Background Information

10 Voltage regulators are designed to provide a constant DC voltage output, V_{ref} , and are used extensively in integrated circuitry. One operational issue arises in many applications using voltage regulators where a particular circumstance of logic signals or a logic state requires an unusual number of logic circuits or gates to switch in nearly perfect unison. This problem occurs most often in clocked synchronous systems – the
15 type that predominates in logic designs. Typically in such designs, all the logic circuits will switch to or remain in a state in response to a clock edge transition. If all or many gates switch, for example, from a low to a high logic state, the drive transistors, connecting the $+V_{ref}$ to the gate outputs, turn on in unison and drive the output load, especially the load capacitance, high. This load capacitance may be large and the transient
20 current needed to charge this capacitance quickly to a logic high will demand a high transient current from the V_{ref} voltage regulator. There is an impedance of the physical layout and connections between the regulator output and the $+V_{ref}$ rail at the logic circuits, but for this discussion it is not considered because this impedance is typically small and not a major factor in the droop on the $+V_{ref}$. In any event, the high current
25 quickly demanded by the load manifests as a droop or ripple on the voltage output from the regulator.

Many approaches have been devised to limit this droop. Probably the simplest is a large capacitor (a filter capacitance) on the voltage regulator to supply some of the transient current. But more effective attempts have been made. One such attempt is found in U.S. patent no. 5945818 by Edwards. In this patent a variable pole/zero configuration is described that provide stability but allowing quick transient response recovery and reduced droop. Another approach is found in U.S. patent no 6,320,363 owned by Motorola, Inc. In this approach dual operational amplifiers are used with differing transient responses that reduce transient voltage droops. Yet another approach is found in U.S. patent no. 313,615 owned by Intel Corp. where AC interference is filtered from the DC output to a PLL (phase locked loop).

One issue that must be addressed in any of these designs is the phase margin of the design. Phase margin is the susceptibility or lack of susceptibility of the voltage regulator becoming unstable with projected variable load impedances. Obviously, the regulator must be stable but at the same time respond quickly to changing loads.

There remains a need for a stable voltage regulator that quickly provide fast transient currents with small voltage droops and with sufficient phase margin. Moreover, where space is a premium, for example on the chip, the chip real estate becomes a design issue.

SUMMARY OF THE INVENTION

In view of the foregoing background discussion, the present invention provides an output load current boost that is coupled to the voltage regulator output. A large solid state switch, preferably a MOSFET transistor, is biased near its threshold with a gain stage driving it. When the regulator voltage output droops, that drop is sensed and amplified by the gain stage which, in turn, drives the gate of the switch to an on state that connects a current source to the load and provides the instantaneous output current that thereby reduces the voltage droop.

In a preferred embodiment the regulated output voltage drop is capacitively coupled to a gain stage that is capacitively coupled to the gate of a MOSFET switch. The MOSFET switch connects the regulated output voltage to a power source that supplies the additional current demanded by the load. In this embodiment the MOSFET

- 3 -

switch is biased near its conducting threshold, so that a very small drop in the regulated voltage will be amplified and drive the MOSFET switch on.

Since power supplies are needed in virtually all computer related electronics systems, the present invention will find advantageous application in displays, memories, communications, client/server and any other computing or electronic system.

It will be appreciated by those skilled in the art that although the following Detailed Description will proceed with reference being made to illustrative embodiments, the drawings, and methods of use, the present invention is not intended to be limited to these embodiments and methods of use. Rather, the present invention is of broad scope and is intended to be defined as only set forth in the accompanying claims.

BRIEF DESCRIPTION OF THE DRAWINGS

The invention description below refers to the accompanying drawings, of which:

FIG. 1 is a block diagram circuit schematic of one embodiment of the invention;
FIG. 2 is a schematic of the gain stage of FIG. 1;
FIG. 3 are graphs of comparative current and voltage waveforms; and
FIG. 4 is a representative computer system incorporating the present invention.

DETAILED DESCRIPTION OF AN ILLUSTRATIVE EMBODIMENT

FIG. 1 shows in a block diagram schematic a basic circuit embodying the present invention. Here a digital logic circuit load is powered from a Vref which may be +3.3 volts or +2.5 volts, or virtually any other voltage for powering logic circuitry.

The regulator 2 is shown generically with some reference from which the Vref output voltage is developed. Design of the regulator is well known by practitioners in the art. As evident Vcc powers the regulator, and the Vref output powers digital logic circuitry. However, the Vref is suitable for powering other circuitry, it is not limited to digital logic. FIG. 1 shows the Vref powering a multitude of generic gates 5, where each gate has a load capacitance, Ca, Cb, to Cn. As described above when all these generic gate outputs are driven high the current to charge the gate load capacitances is

drawn from Vref. This transient load current will cause a drop in the local Vref and that action will drawn current from the Cload capacitor. So the Cload supplies the initial transient current.

The Vref drop is coupled through C1 to a gain stage that amplifies the Vref drop. The amplified output is directed through C2 to turn on P1 and P2. When the PMOS transistors are on additional load transient current is supplied from Vcc.

The arrangement of P1 and P2 with a bias resistor R1 to ground maintains the gates of both P1 and P2 near the conduction threshold for each PMOS. When a negative edge appears at C1, it is fed through the gain stage and C2 to the gates of the PMOS transistors. The PMOS transistor turn on immediately supplying current to the Vref rail.

FIG. 2 is a bare circuit schematic of a possible gain circuit. The gain is a non-inverting two stage push/pull or totem pole configuration. There is a first PMOS/NMOS pair 6 that inverts and amplifies the AC signal on the Vref line. The second PMOS/NMOS pair inverts and amplifies that signal. The resulting amplified signal is sent through C2 to P1 and P2 gates. Current sources are shown in the sources of the NMOS transistors and potentiometers are shown gate to drain in the transistors shown. These components represent a biasing scheme for the gain amplifier - other such biasing is well known in the art.

Although the above preferred embodiment use MOSFETS that are capacitively coupled via a gain stage, many other circuit techniques and other solid state circuit components can be used to advantage with the present invention. For example, junction solid state components may replace the MOSFET switches and the circuitry may be directly coupled if the biasing is controlled. So a comparator may be DC biased at a threshold just below the Vref voltage level, such that when the Vref voltage drops to that threshold the comparator amplifies the input and activates the current boost. For example, the comparator may drive a transistor switch that connects a power source that supplies the transient current to the Vref rail. More components may be used with direct coupling, but one of both coupling capacitors may be deleted. Also, with or without some or both coupling capacitors, bipolar components may substitute for one of more of the MOSFETS. Moreover, in any or all of these functionally equivalent cir-

cuits, different polarities of components may be used. For example, NMOS replacing PMOS and PNP replacing NPN, etc. In addition the circuitry of FIGS. 1 and 2 show positive V_{cc} and V_{ref} , but the present invention may be used with negative voltages and combinations of positive and negative, e.g. +5V and -5V. Implementations of the
5 above variations are well known in the art.

FIG. 3 are representative graphs of comparative performance of a standard regulator and a regulator incorporating the present invention. The top graph shows a current impulse 12 of about 100 ma lasting about one nanosecond, say due to a rapid change in load current. This impulse of 100 ma is from the regulator capacitor with the
10 regulator supplying the base 20 ma 14. A standard regulator current response of the regulator to recharge the capacitor due to this impulse is shown 16 and the corresponding current response 18 of the regulator with the current boost of the present invention. It is clear that the capacitance is charged in about 3 nanoseconds with the present invention where it takes about 8 nanoseconds with a standard regulator.

Comparative voltage waveforms are shown in graphs 20. At a regulated output of 3.3 V, the present invention reduces a 100 millivolt drop 22 in output voltage to about 15 millivolts, and the recovery without the present invention takes about 5 nanoseconds compared to about one nanosecond with the present invention. The 2.5 volt output shows a 240 millivolt drop 24 in the standard regulator that is reduced to a 140
20 millivolt drop 26 using the present invention. The recovery time for the standard regulator is about 8 to 12 milliseconds 28 while it is about 3 milliseconds 30 with the present invention.

Fig 4 illustrates that the inventive circuit as applied to a power supply in the electronics assemblies and circuitry of any computing system. In fact the current boost
25 provided by the present invention may be found in the power supplies of virtually any computing and processing electronics and in all the electronics associated with the I/O of each assembly. For example, in communications systems, networking systems, routers, storage systems, client/servers, displays, keyboards, printers, , etc. all will benefit from the present inventive current boost invention.

It should be understood that above-described embodiments are being presented
30 herein as examples and that many variations and alternatives thereof are possible. Ac-

Accordingly, the present invention should be viewed broadly as being defined only as set forth in the hereinafter appended claims.

What is claimed is:

CLAIMS

- 1 1. A current boost for a regulated voltage comprising:
2 a sensor for detecting a voltage drop in the regulated voltage,
3 an amplifier for amplifying the voltage drop,
4 a solid state switch respondent to the amplifier voltage drop,
5 means for connecting the amplified voltage drop to the solid state switch,
6 wherein the amplified voltage drop controls the state of solid state switch, and
7 means for connecting the solid state switch between the regulated voltage and a
8 source of current.
- 1 2. The current boost as defined in claim 1 further comprising:
2 a first capacitor that transfers the voltage drop to the amplifier, and
3 a second capacitor that connects the amplified voltage drop to the solid state
4 switch.
- 1 3. The current boost as defined in claim 1 wherein the solid state switch is a
2 MOSFET.
- 1 4. The current boost as defined in claim 1 further comprising biasing circuitry
2 connected to the solid state switch, wherein the solid state switch is at the threshold of
3 turning on.
- 1 5. An electronic computer controlled system selected from the group consisting of
2 communication, networking, routing, display, storage, or server/client systems having
3 computer processing electronics, keyboard and display or other such user interfaces,
4 memory, and input/output controllers and devices, further comprising:
5 a power supply with a regulated output,
6 a sensor for detecting a voltage drop in the regulated voltage,
7 an amplifier for amplifying the voltage drop,
8 a solid state switch respondent to the amplifier voltage drop,

- 8 -

9 means for connecting the amplified voltage drop to the solid state switch,
10 wherein the amplified voltage drop controls the state of solid state switch, and
11 means for connecting the solid state switch between the regulated voltage and a
12 source of current.

1 6. A method providing a current boost for a regulated voltage comprising the steps
2 of:
3 detecting a voltage drop in the regulated voltage,
4 amplifying the voltage drop,
5 connecting the amplified voltage drop to a solid state switch, wherein the ampli-
6 fied voltage drop controls the state of solid state switch, and
7 connecting the solid state switch between the regulated voltage and a source of
8 current.

1 7. The method as defined in claim 6 further comprising the steps of:
2 transferring the voltage drop to the amplifier via a first capacitor that , and
3 connecting the amplified voltage drop to the solid state switch via a second ca-
4 pacitor.

1 8. The method as defined in claim 6 wherein the solid state switch is a MOSFET.

1 9. The method as defined in claim 1 further comprising the step of biasing the
2 solid state switch is at the threshold of turning on.

1/2




FIG. 1




FIG. 2




FIG. 3




FIG. 4

INTERNATIONAL SEARCH REPORT

national application No.
PCT/US03/20222

A. CLASSIFICATION OF SUBJECT MATTER

IPC(7) : G05F 1/56

US CL : Please See Extra Sheet.

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

U.S. : 323/280, 282

327/540, 530, 538

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)
east

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 5,850,139 A (Edwards) 15 December 1998 (15.12.1998), Figure 2.	1, 3-6 and 8-9.
A	US 6,388,506 B1 (Voo) 14 May 2002 (14.05.2002), Figure 3.	1-9
A	US 6,188,211 B1 (Rincon-Mora et al) 13 February 2001 (13.02.2001), Figure 1.	1-9

☐ Further documents are listed in the continuation of Box C. ☐ See patent family annex.

* Special categories of cited documents:	"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
"A" document defining the general state of the art which is not considered to be of particular relevance	"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
"E" earlier document published on or after the international filing date	"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
"I" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	"&" document member of the same patent family
"O" document referring to an oral disclosure, use, exhibition or other means	
"P" document published prior to the international filing date but later than the priority date claimed	

Date of the actual completion of the international search 04 NOVEMBER 2003	Date of mailing of the international search report 15 DEC 2003
---	--

Name and mailing address of the ISA/US
Commissioner of Patents and Trademarks
Box PCT
Washington, D.C. 20231
Facsimile No. (703) 305-3230

Authorized officer

DINH THANH LE

Telephone No. (703) 305-3790

INTERNATIONAL SEARCH REPORT

International application No.

PCT/US03/20222

A. CLASSIFICATION OF SUBJECT MATTER:

US CL :

323/280, 282

327/540