



- (51) **International Patent Classification:**
H01L 23/48 (2006.01) *H01L 23/12* (2006.01)
- (21) **International Application Number:**
PCT/US2015/065556
- (22) **International Filing Date:**
14 December 2015 (14.12.2015)
- (25) **Filing Language:** English
- (26) **Publication Language:** English
- (30) **Priority Data:**
14/577,735 19 December 2014 (19.12.2014) US
- (71) **Applicant:** ELWHA LLC [US/US]; 3150 139th Ave SE, Bellevue, Washington 98005-4046 (US).
- (72) **Inventors:** BURGER, Douglas C.; 13615 NE 48th Pl., Bellevue, Washington 98005-1113 (US). GATES, William; One Microsoft Way, Redmond, Washington 98052-6399 (US). GLEW, Andrew F.; 616 SW Arboretum Circle, Portland, Oregon 97221 (US). HYDE, Roderick A.; 9915 161st Ave NE, Redmond, Washington 98052 (US). ISHIKAWA, Muriel Y.; 1185 Hillcrest Ave, Livermore, California 94550-4921 (US). KARE, Jordin T.; 1567 Keesling Ave., San Jose, California 95125 (US). MANFERDELLI, John L.; 285 Douglass St., San Francisco, California 94114 (US). MCWILLIAMS, Thomas M.; 5963 Manchester Drive, Oakland, California 94618 (US). MUNDIE, Craig J.; 1209 38th Ave E, Seattle, Washington 98112-4447 (US). MYHRVOLD, Nathan P.;

3150 139th Ave SE, Bellevue, Washington 98005-4046 (US). SMITH, Burton; 923 - 21st Ave E., Seattle, Washington 98112 (US). TEGREENE, Clarence T.; 5910 E Mercer Way, Mercer Island, Washington 98040 (US). WEAVER, Thomas Allan; 101 Arroyo Court No. 8, San Mateo, California 94402 (US). WITEK, Richard T.; 16618 NE 47th St, Redmond, Washington 98052 (US). WOOD, Lowell L., Jr.; 989 112th Ave NE #2310, Bellevue, Washington 98004 (US). WOOD, Victoria Y.H.; 1185 Hillcrest Ave, Livermore, California 94550-4921 (US).

(74) **Agents:** CHAN, Alistair K. et al.; 3150 139th Ave SE, Bellevue, Washington 98005-4046 (US).

(81) **Designated States** (*unless otherwise indicated, for every kind of national protection available*): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) **Designated States** (*unless otherwise indicated, for every kind of regional protection available*): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE,

[Continued on next page]

(54) **Title:** NON-CONTACTING INDUCTIVE INTERCONNECTS




FIG. 1C

(57) **Abstract:** A non-contacting inductive interconnect of a three-dimensional integrated circuit includes a first silicon substrate having a first inductive loop. A first layer of high permeability material is deposited on the first silicon substrate that has the first inductive loop forming a first high permeability structure. The circuit further includes a second silicon substrate having a second inductive loop. A magnetic coupling is formed between the first inductive loop and the second inductive loop. The first high permeability structure can enhance the magnetic coupling between the first inductive loop and the second inductive loop. In some embodiments, a second layer of the high permeability material is deposited on the second silicon substrate that has the second inductive loop forming a second high permeability structure. The first high permeability structure and the second high permeability structure can form a magnetic circuit coupling the first inductive loop and the second inductive loop.





DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, **Published:**

LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE,
SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA,
GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

— *with international search report (Art. 21(3))*

NON-CONTACTING INDUCTIVE INTERCONNECTS

BACKGROUND

[0001] A three-dimensional integrated circuit is a multilayer chip formed from semiconductor material in which two or more layers of electronic components are integrated. Such components may be vertically and horizontally integrated into the layers to form a circuit. Typically, the layers of a three-dimensional circuit are interconnected by contacts that create physical circuit connections between the layers.

SUMMARY

[0002] One embodiment relates to a system for a non-contacting inductive interconnect of a three-dimensional integrated circuit, including: a first silicon substrate having a first inductive loop deposited thereon, where the first inductive loop provides a first path for current of a circuit of the first silicon substrate; a first layer of high permeability material deposited on the first silicon substrate that has the first inductive loop, forming a first high permeability structure. A second silicon substrate having a second inductive loop deposited thereon, where the second inductive loop provides a second path for current of a circuit of the second silicon substrate. A magnetic coupling is formed between the first inductive loop and the second inductive loop. The first high permeability structure can enhance the magnetic coupling between the first inductive loop and the second inductive loop. In some embodiments, a second layer of the high permeability material deposited on the second silicon substrate that has the second inductive loop, forming a second high permeability structure; and where the first high permeability structure and the second high permeability structure can form a magnetic circuit coupling the first inductive loop and the second inductive loop.

[0003] Another embodiment relates to a system for a non-contacting inductive interconnect of a three-dimensional integrated circuit. The three-dimensional integrated circuit includes a first magnetic coupler having a first inductive loop and a first receiving element. The system further includes a second magnetic coupler having a second inductive loop and a second receiving element. A shielding layer is disposed between the first magnetic coupler and the second magnetic coupler that includes high permeability material.

[0004] Another embodiment relates to a system for a non-contacting inductive interconnect of a three-dimensional integrated circuit. The system includes a first silicon substrate having a first inductive loop deposited thereon. The first inductive loop provides a first path for current of a circuit of the first silicon substrate. The system further includes
5 a magnetoresistive receiver formed on a second silicon substrate. The magnetoresistive receiver can be configured to sense a magnetic field generated by the first inductive loop and produce an output that is dependent on the magnetic field.

[0005] Another embodiment relates to a method of forming a non-contacting inductive interconnect of a three-dimensional integrated circuit. The method includes providing a
10 first silicon substrate having a first inductive loop deposited thereon. The first inductive loop provides a first path for current of a circuit of the first layer of silicon substrate. The method further includes depositing a first layer of high permeability material on the first layer of silicon substrate having the first inductive loop to form a first high permeability structure. A providing a second silicon substrate having a second inductive loop deposited
15 thereon is provided. The second inductive loop provides a second path for current of a circuit of the second layer of silicon substrate. A magnetic coupling between the first inductive loop and the second inductive loop is formed. The first high permeability structure can enhance the magnetic coupling between the first inductive loop and the second inductive loop.

[0006] Another embodiment relates to a method of forming a non-contacting inductive interconnect of a three-dimensional integrated circuit. The method includes The method includes providing a first magnetic coupler having a first inductive loop and a first receiving element. A second magnetic coupler having a second inductive loop and a second receiving element is provided. The method further includes forming a shielding
20 layer between the first magnetic coupler and the second magnetic coupler, wherein the shielding layer comprises high permeability material.

[0007] Another embodiment relates to a method of forming a non-contacting inductive interconnect of a three-dimensional integrated circuit. The method includes providing a first silicon substrate having a first inductive loop deposited thereon. The first inductive
30 loop provides a first path for current of a circuit of the first silicon substrate. The method further includes depositing alternating layers of a magnetoresistive element on a second

silicon substrate. A magnetoresistive receiver is formed on the second silicon substrate. The magnetoresistive receiver can be configured to sense a magnetic field generated by the first inductive loop and produce an output that is dependent on the magnetic field.

[0008] Another embodiment relates to a method for maintaining a temperature of a three-dimensional integrated circuit. The method includes sensing a temperature of a section of the three-dimensional integrated circuit containing magnetic material. The sensed temperature of the three-dimensional integrated circuit is compared to a critical temperature of a magnetic material. The critical temperature can be based on a Curie or Neel temperature of the magnetic material within the three-dimensional integrated circuit. A heat source can be controlled to maintain the sensed temperature within a specified range of the critical temperature.

[0009] The foregoing summary is illustrative only and is not intended to be in any way limiting. In addition to the illustrative aspects, embodiments, and features described above, further aspects, embodiments, and features will become apparent by reference to the drawings and the following detailed description.

BRIEF DESCRIPTION OF THE DRAWINGS

[0010] FIG. 1A is a block diagram of a system for non-contacting inductive interconnects in a three-dimensional integrated circuit, according to one embodiment.

[0011] FIG. 1B is a block diagram of an exploded view of a systems for non-contacting inductive interconnects in a three-dimensional integrated circuit, according to one embodiment.

[0012] FIG. 1C is a block diagram illustrating inductive coupling in a three-dimensional integrated circuit, according to one embodiment.

[0013] FIG. 2A is block diagram of a three-dimensional integrated circuit with a magnetoresistive receiver, according to one embodiment.

[0014] FIG. 2B is a block diagram of a magnetoresistive element, according to one embodiment.

[0015] FIG. 3 is a flow diagram of a process of forming a non-contacting inductive interconnect for a three-dimensional integrated circuit, according to one embodiment.

[0016] FIG. 4 is a flow diagram of a process of regulating a temperature of a three-dimensional integrated circuit, according to one embodiment.

5 [0017] FIG. 5 is a flow diagram of a process of forming a shielding layer between a pair of magnetic couplers, according to one embodiment.

[0018] FIG. 6 is a flow diagram of a process of forming a three-dimensional integrated circuit with a magnetoresistive receiver, according to one embodiment.

DETAILED DESCRIPTION

10 [0019] In the following detailed description, reference is made to the accompanying drawings, which form a part hereof. In the drawings, similar symbols typically identify similar components, unless context dictates otherwise. The illustrative embodiments described in the detailed description, drawings, and claims are not meant to be limiting. Other embodiments may be utilized, and other changes may be made, without departing
15 from the scope of the subject matter presented here.

[0020] Referring generally to the figures, various embodiments of systems and methods for non-contacting inductive interconnects are shown and described. In general, a three-dimensional (3D) integrated circuit includes two or more layers of semiconductor material (e.g., silicon). The layers of the three-dimensional integrated circuit typically each contain
20 circuitry and various components formed thereon. Each layer may communicate with another layer through the use of interconnects that form connections from one layer to another throughout the three-dimensional integrated circuit. According to the systems and methods disclosed herein, such interconnects may be formed so that a physical connection is not required between electrical contacts of layers. As contrasted to physical
25 interconnects (e.g., solder balls or conducting leads in a package-on-package chip configuration, through-silicon vias which establish an electrical connection between layers of a 3D-chip, etc.), the interconnects disclosed herein are based on inductive connections. In this manner, physical contact between transmitting and receiving elements of the inductive-based connections is not required, as the transmitting and receiving elements
30 generate and receive magnetic fields which magnetically couple the transmitting and

receiving sides of the connection. Among other applications, the inductive-based interconnects disclosed herein may be advantageously utilized in high-speed chips (e.g., emitter-coupled logic (ECL) chips, current mode logic (CML) chips, etc.) where voltage swings are desired to be minimized.

5 **[0021]** Referring to FIG. 1A, a block diagram of a system for non-contacting inductive interconnects in a three-dimensional integrated circuit 100 is shown, according to one embodiment. Three-dimensional integrated circuit 100 includes a plurality of layers of semiconductor material. In one embodiment, circuit 100 includes a first silicon substrate 102 and a second silicon substrate 108. The first silicon substrate 102 may be a first chip
10 in the three-dimensional integrated circuit 100 and the second silicon substrate 108 may be a second chip in the three-dimensional integrated circuit 100. The first and second silicon substrates may be stacked (or otherwise layered) to form a three-dimensional integrated circuit 100 with chip to chip coupling where a layer may be vertically connected to another layer. The first silicon substrate 102 may have an inductive element 104 formed
15 thereon (e.g., a loop, a portion of a loop, a u-shaped path, a spiral coil, first inductive loop, etc.) that creates a path for an electric current. The inductive element 104 can be used to generate and transmit a magnetic field in order to couple with a receiving element (e.g., inductive element 110). The current path may be a wire trace or other path formed from conductive material. In some embodiments, the conductive material is surrounded by a
20 first insulation layer 114 (e.g., oxide or nitride). The first silicon substrate 102 may include a first high permeability material 106. In one embodiment, the high permeability material 106 may be deposited proximate to the inductive element 104 forming a first permeability structure. The second silicon substrate 108 includes a second inductive element 110 (e.g., second inductive loop) deposited thereon. In some embodiments, the
25 conductive material is surrounded by a second insulation layer 116 (e.g., oxide or nitride). The second silicon substrate 108 may include a second high permeability material 112. In one embodiment, the high permeability material 112 may be deposited proximate to the second inductive element 110 forming a second permeability structure. In general, first silicon substrate 102 and second silicon substrate 108 are arranged such that when current
30 flows through inductive element 104 and/or inductive element 110, the inductive elements 104 and 110 magnetically couple (i.e. form an inductive coupler/interconnect) between their respective layers. In an embodiment, the first permeability structure and the second

permeability structure form a magnetic circuit coupling the first inductive element 104 and the second inductive element 110 as shown by the magnetic field lines 180 in FIG. 1C.

[0022] In more detail, FIG. 1C illustrates magnetic field lines 180 generated between the first inductive element 104 (e.g., transmitting element) and the second inductive element 110 (e.g., receiving element). In some embodiments, when the first silicon substrate 102 is aligned with the second silicon substrate 108 magnetic fields 180 generated by the transmitting elements 104 may couple with the corresponding receiving elements 110.

[0023] Referring back to FIG. 1A, in an embodiment, either of inductive elements 104 and 110 may be a transmitting or receiving element, which may be based on the configuration of three-dimensional integrated circuit 100 and controlled by the current supplied to inductive elements 104 and/or 110. In addition to having the described interconnects, layers of silicon substrate 102 and 108 may each have other active and passive circuitry formed thereon (transistors, diodes, traces, vias, resistors, capacitors, inductors, etc.) that is typical of integrated circuits. In an embodiment, the inductive element 104 may be laid on the first insulation layer 114 to insulate the inductive element 104 from the first silicon substrate 102. Similarly, the second inductive element 110 may be laid on the second insulation layer 116 to insulate the inductive element 110 from the second silicon substrate 108. In some embodiments, the inductive elements 104, 110 are surrounded by insulating material 114, 116.

[0024] In an embodiment, the first silicon substrate may include high permeability material 106. The high permeability material 106 may be deposited on or in contact with various surfaces of the inductive element 104 depending on the geometry of the inductive element 104. In an embodiment, the high permeability material 106 is deposited on a top surface of the inductive element 104. In some embodiments, the high permeability material 104 may be deposited such that it is adjacent to or proximate to the inductive element 104. For example, a portion of the high permeability material 104 may be deposited in a trench 118 or via adjacent to the inductive element 104. The first silicon substrate 102 may include a series of trenches 118 formed between portions of the inductive element 104 to form the first chip. At least one surface of the inductive element 104 may be exposed and not in contact with the high permeability material 106

[0025] The trenches may be sized to minimize the magnetic gap between the first high permeability structure and the second high permeability structure consistent with the fabrication requirements of the multilayer structure. In one embodiment, the trenches may be formed to space the high permeability structures such that they do not saturate. In some
5 embodiments, the first high permeability structure and the second high permeability structure are in contact with each other. In some embodiments, first high permeability structure (e.g., upper high permeability structure) may be formed subsequent to the formation of the second high permeability structure (e.g., lower high permeability structure) and the upper inductive element, such that the high permeability material forms
10 a continuous magnetic path between the first silicon substrate 102 and the second silicon substrate 108.

[0026] In one embodiment, high permeability material 106 is deposited over a portion of the first silicon substrate 102 (e.g., the portion having inductive element 104) or an insulation layer 114. For example, the high permeability material 106 may be formed into
15 an E shape as part of an E-I core and deposited over the first silicon substrate 102 or the insulation layer 114. In another embodiment, high permeability material 106 is deposited of over the entire first silicon substrate 102. In some configurations, high permeability material 106 may also be deposited below inductive element 104.

[0027] Similarly, the high permeability material 112 may be deposited on or in contact
20 with various surfaces of the inductive element 110 or surrounding insulation layer 116, depending on the geometry of the inductive element 110. In one embodiment, the high permeability material 112 may be deposited over a portion of the second layer of silicon substrate 108 (e.g., the portion having inductive element 110) or the insulation layer 116. For example, the high permeability material 112 may be formed into an I shape as part of
25 an E-I core and deposited over the first silicon substrate 102 or the insulation layer 116. In other embodiments, the permeability material 112 may be formed into an I shape as part of an E-I core and deposited over the first silicon substrate 102 and under the insulation layer 116. In an embodiment, the high permeability material 112 is deposited on a bottom surface or underneath of the inductive element 110.

30 [0028] In some embodiments, the high permeability material 112 may be deposited such that it is adjacent to or proximate to the inductive element 110. For example, a portion of

the high permeability material 112 may be deposited in a trench or via adjacent to the inductive element 110. The first high permeability materials 106 and the second high permeability material 112 may be the same or different types of material. In one embodiment, at least a portion of the high permeability materials 106, 112 includes a
5 ferrite-type material.

[0029] The arrangement of first silicon substrate 102 and the second silicon substrate 108 may be such that the first permeability structure and the second permeability structure face each other and form a closed loop (or nearly closed loop) that is penetrated by the inductive elements 104 and 110. In this manner, the high permeability material of the first
10 and second silicon substrates 102, 108 may form a transformer core that is controllable in response to current supplied to either inductive elements 104, 110. By controlling the current supplied to a transmitting side of the core (e.g., to inductive elements 104 and/or 110 based on their configuration) and thereby controlling a generated magnetic flux, a current may be induced in a receiving side of the core in order to interconnect layers of a
15 three dimensional circuit. By controllably inducing the current in the receiving side, data may be transmitted via the inductive coupler across layers of the three dimensional circuit.

[0030] In one embodiment, the high permeability material 106, 112 includes a ferromagnetic material. Such a ferromagnetic material can be operated near a Curie temperature of the material in order to increase the material's permeability. The Curie
20 temperature or Curie point is a temperature at which certain magnetic materials undergo a sharp change in their magnetic properties, such as where a material's intrinsic magnetic moments change direction. Magnetic moments are permanent dipole moments within the atom which originate from electrons' angular momentum and spin. Materials have different structures of intrinsic magnetic moments that depend on temperature. At a
25 material's Curie temperature those intrinsic magnetic moments change direction and thus alter their magnetic properties. In some embodiments, the first silicon substrate 102 and the second silicon substrate 108 may each include one or more resistors 120 to keep the respective high permeability structure near the Curie temperature. The resistor 120 may be a heater resistor used to generate heat to maintain or modify a temperature of the tree-
30 dimensional circuit. In another embodiment, the high permeability material 106, 112 includes a material (e.g., an antiferromagnetic material) that may be operated near its Néel temperature in order to increase the material's permeability. The Neel temperature or

magnetic ordering temperature, T_N , is the temperature above which an antiferromagnetic or ferromagnetic material becomes paramagnetic, for example, the thermal energy becomes large enough to destroy the macroscopic magnetic ordering within the material.

[0031] In some embodiments, the three-dimensional circuit 100 includes a temperature sensor. The temperature sensor can detect a current temperature inside or around the three-dimensional circuit 100. In some embodiments, the three-dimensional circuit 100 includes a feed-back mechanism using elements of the three-dimensional circuit 100 to regulate a temperature inside or around the three-dimensional circuit 100. The first inductive element 104, the second inductive element 110, or an additional inductive element may be used to regulate and control the temperature of the three-dimensional integrated circuit 100. For example, a current (e.g., direct current (DC)) of a known or pre-determined value may be transmitted to either the first inductive element 104, the second inductive element 110, or an additional inductive element to adjust the temperature (e.g., output more heat) inside the three-dimensional circuit 100. The inductive elements may be used to produce more heat in the three-dimensional circuit 100 to maintain a temperature near the Curie temperature or the Neel temperature. In some embodiments, a neighboring circuitry may be used to regulate and control the temperature of the three-dimensional integrated circuit 100. The three-dimensional circuit 100 may be a component of a device including other circuit elements. The duty cycle or operating point of the neighboring circuitry may be altered such that the neighboring circuitry produces more heat. The extra heat dissipates and increases the temperature of the three-dimensional circuit 100.

[0032] In one embodiment, the high permeability material 106, 112 includes a mix of different particles configured to have certain permeability properties. For example, high permeability nanoparticles may be embedded within a liquid, solid, or solid matrix. In one embodiment, the liquid, solid, or solid matrix also has a high permeability. In another embodiment, the liquid, solid, or solid matrix also may not have a high permeability. The components of such a mixture of particles may have various permeability-to-temperature $\mu(T)$ dependencies. In one embodiment, the mixture is configured such that the component particles have opposing permeability-to-temperature dependencies so that a net permeability of the mixture is constant over a certain or pre-defined temperature range. Although discussed as having a first silicon substrate 102 and second silicon substrate 108,

three-dimensional integrated circuit 100 may include any number of layers and/or structures, and the scope of the present disclosure is not limited to embodiments having only two substrates.

[0033] FIG. 1B depicts an exploded view of the three-dimensional circuit 100 from FIG. 1A. In more detail, FIG. 1B includes a first chip 152 and a second chip 154. The first chip includes a first high permeability material 106, a first inductive coil 104, a first insulation layer 114, and a first silicon substrate 102. In an embodiment, the first inductive element 104 may be laid on the first insulation layer 114, which is formed on a top surface of the first silicon substrate 102. The first high permeability material 106 may be formed into an “E” shape, for example to form an E-I core with a second inductive element formed into an “I” shape. The first insulation layer 114 and the first silicon substrate 102 may include one or more etched pits 160 to receive portions of the first high permeability material 106 (e.g., a trench portion of the high permeability material). For example, in one embodiment, the first insulation layer 114 and the first silicon substrate 102 each include three etched pits 160 to receive portions of the E shaped first high permeability material 106. The etched pits 160 may be of various depths depending on the characteristics of the elements in the three-dimensional circuit 100. In some embodiments, the etched pits 160 are formed into the first insulation layer 114 and the first silicon substrate 102 such that a minimum thickness of non-magnetic material remains in the first silicon substrate 102.

[0034] The second chip includes a second inductive element 110, a second insulation layer 116, a second high permeability material 112, and a second silicon substrate 108. In an embodiment, the second inductive element 110 may be laid on the second insulation layer 116. The second high permeability material 112 may be deposited on a top surface of the second silicon substrate 108. The second high permeability material 112 may be formed into an “I” shape, for example to form an E-I core with another inductive element formed into an “E” shape. In some embodiments, the second insulation layer 116 is formed on the second high permeability material 112 and the second silicon substrate 108. The second insulation layer 116 may include one or more etched holes 162 to allow the portions of the second high permeability material 112 to protrude through. In some embodiments, an additional insulation layer (e.g., in addition to the second insulation layer 114) may be formed over the combination of the second inductive element 110, the second

insulation layer 114, the second high permeability material 112. In some embodiments, a gap may be formed between the first chip 152 and the second chip 154. The gap may be formed using an adhesive or an insulation layer 116 or both. In other embodiments, the first chip 152 may be in contact with the second chip 154.

5 **[0035]** Referring to FIG. 2A, a block diagram a three-dimensional integrated circuit 200 is shown, according to one embodiment. The three-dimensional circuit 200 includes an inductive loop transmitter 202 and a magnetoresistive receiver 208. In some embodiments, the inductive loop transmitter 202 includes an inductive element 204 formed on an insulation layer 206. The magnetoresistive receiver 208 can be a multi-
10 layered structure of thin-film materials made up of a magnetoresistive element 210 formed on a silicon substrate 212. The inductive element 204 can be used to generate and transmit a magnetic field in order to couple with a receiving element such as the magnetoresistive receiver 208. The insulation layer 206 can be disposed such that it is positioned between the inductive element 204 and the magnetoresistive receiver 208. In some embodiments,
15 the magnetoresistive receiver 208 is configured to sense a magnetic field generated by the inductive loop transmitter 202. In response, the magnetoresistive receiver 208 produces an output based on or proportional to the sensed magnetic field. In one embodiment, the output can be a voltage output that is dependent on the sensed magnetic field. In general, magnetoresistive structures are highly sensitive to magnetic fields. The magnetoresistive
20 receiver 208 can measure or sense magnetic field strength over a wide range of fields. In one embodiment, the magnetoresistive receiver 208 can directly detect magnetic field rather than the rate of change in a magnetic field, and therefore can be used as DC field sensors.

[0036] In some embodiments, the magnetoresistive receiver 208 may be physically
25 isolated from the inductive loop transmitter 202. For example, the magnetoresistive receiver 208 may be physically isolated by forming an isolation barrier or layer between the magnetoresistive receiver 208 and the inductive loop transmitter 202. Magnetoresistive receiver 208 may be a device that is configured to utilize various magnetoresistance effects. In one embodiment, magnetoresistive receiver 208 uses giant
30 magnetoresistance (GMR). In another embodiment, magnetoresistive receiver 208 uses tunnel magnetoresistance (TMR). In another embodiment, magnetoresistive receiver 208 uses colossal magnetoresistance (CMR). In yet another embodiment,

magnetoresistive receiver 208 may be based on other spin-coupled effects, and the scope of the present disclosure is not limited to using a certain type of magnetoresistance.

[0037] Now referring to FIG. 2B, a detailed view of the magnetoresistive receiver is shown. The magnetoresistive receiver 208 can be a multi-layered structure of thin-film materials made up of a magnetoresistive element 210 formed on a silicon substrate 212. For example, in an embodiment, the magnetoresistive element 210 includes alternating ferromagnetic layers 220a, 220b and non-magnetic layers 222 formed on the silicon substrate 212. The ferromagnetic layers 220a, 220b may be magnetic elements a few nanometers thick separated by equally thin non-magnetic elements 222. For example, and as illustrated in FIG. 2B, the non-magnetic layer 222 can be positioned between (e.g., sandwiched) by the two magnetic layers 220a, 220b. In some embodiments, the magnetoresistive element 210 may be formed in or on the silicon substrate 212. To form the, magnetoresistive element 210 a location for placement of the magnetoresistive element 210 may be etched into a surface of the silicon substrate 212. Next, alternating layers of the magnetoresistive element 210 may be deposited onto the etched surface of the silicon substrate 212. For example, alternating layers of the magnetic 220a, 220b and non-magnetic materials 222 may be deposited onto the silicon substrate 212.

[0038] In one embodiment, the magnetic layers 220a, 220b are designed to have anti-ferromagnetic coupling. This means that the magnetization of these layers is opposite to each other when there is no external magnetic field applied to the material. Antiferromagnetic coupling can be visualized by imagining two bar magnets on either side of a thin sheet of plastic. The magnets couple head to tail (north pole to south pole) across the boundary formed by the plastic. In a similar fashion, the magnetization direction of the magnetic layers in the magnetoresistive element 210 film couple head to tail across the non-magnetic interlayer of the film. The conduction electrons in magnetic materials have a spin characteristic. The electrons are normally referred to as spin up electrons when the material is magnetized in one direction, and spin down electrons when the material is magnetized in the opposite direction. If an external magnetic field of sufficient magnitude is applied to the magnetoresistive element 210, it will overcome the antiferromagnet coupling of the magnetizations between the two magnetic layers. At this point all the electrons in both films will have the same spin. It will then become easier for the electrons to move between the layers. In one embodiment, the magnetoresistive element

210 can be a large change in electrical resistance observed in the artificial thin-film materials as a function of applied magnetic field.

[0039] As stated above, the magnetoresistive element 210 can be made up of very thin layers of alternating magnetic 220a, 220b and non-magnetic materials 222 to allow magnetic modulation of the electron spin in the materials. The spin dependence of conduction electrons in magnetic materials 220a, 220b, along with the increasing resistivity at very small material thicknesses, combine to make the magnetoresistive receiver effect possible.

[0040] Thus, by using the magnetoresistive element 210, a gain may be realized in detecting the magnetic field generated by the inductive loop transmitter 202. In some embodiments, the magnetoresistive element 210 may be directly coupled (DC) to an additional device (e.g., a voltage mode amplifier) without the need of a current mode amplifier, which may otherwise be required if a current pickup based device is used instead of the magnetoresistive element 210.

[0041] Referring to FIG. 3, a flow diagram of a process 300 for forming a non-contacting inductive interconnect for a three-dimensional integrated circuit is shown, according to one embodiment. In alternative embodiments, fewer, additional, and/or different actions may be performed. Also, the use of a flow diagram is not meant to be limiting with respect to the order of actions performed. In brief overview, a first silicon substrate having a first inductive loop element deposited thereon is provided (302). A first layer of high permeability material is deposited on the first silicon substrate that has the first inductive loop forming a first high permeability structure (304). A second silicon substrate having a second inductive loop element deposited thereon is provided (306). A magnetic coupling between the first inductive loop and the second inductive loop is formed (308). The first high permeability structure enhances the magnetic coupling between the first inductive loop and the second inductive loop.

[0042] In some embodiments, a second layer of high permeability material is deposited on the second silicon substrate that has the second inductive loop forming a second high permeability structure. The first high permeability structure and the second high permeability structure can form a magnetic circuit coupling the first inductive loop and the second inductive loop. In an embodiment, a three-dimensional integrated circuit includes

a stack of chips including a first silicon substrate (e.g., first chip). In some embodiments, the three-dimensional integrated circuit includes a stack of chips including the first silicon substrate and a second silicon substrate (e.g., second chip). The three-dimensional integrated circuit may include multiple stacks or an array of chips.

5 **[0043]** The first silicon substrate having a first inductive loop element deposited thereon is provided (302). The three-dimensional integrated circuit may include a stack made up of the first silicon substrate (e.g., first chip) and/or a second silicon substrate (e.g., second chip). Such components may be vertically and horizontally integrated into the layers to form a circuit. In some embodiments, the three-dimensional integrated circuit may
10 include multiple stacks or layers.

[0044] In an embodiment, a first high permeability material is deposited on the first silicon substrate that has the first inductive loop forming a first high permeability structure (304). The high permeability material may be in a liquid or solid form. In some
15 embodiments, high permeability nanoparticles are embedded into a liquid or solid to form the high permeability material. The high permeability material may be deposited proximate to or on any surface or portion of the first inductive element. In one embodiment, the first high permeability material is deposited proximate to a top surface of the first inductive element. The high permeability material may form a barrier to direct magnetic fields generated by the inductive element. In some embodiments, the high
20 permeability material may be used as a shield to block magnetic fields generated by neighboring stacks or other components in the three-dimensional integrated circuit.

[0045] A second silicon substrate having a second inductive loop element deposited thereon is provided (306). The second silicon substrate may be deposited opposite the first silicon substrate to form a stack in the three-dimensional integrated circuit. The different
25 silicon substrates may be positioned such that their respective inductive elements are aligned or directly opposite each other.

[0046] In some embodiments, a second high permeability material is deposited on the second silicon substrate that has the second inductive loop forming a second high permeability structure. The high permeability material may be deposited proximate to or
30 on any surface or portion of the second inductive element. In one embodiment, the second high permeability material is deposited proximate to a top surface of the second inductive

element. The high permeability material may form a barrier to direct magnetic fields generated by the inductive element. In some embodiments, the high permeability material may be used as a shield to block magnetic fields generated by neighboring stacks or other components in the three-dimensional integrated circuit.

5 [0047] A magnetic coupling between the first inductive loop and the second inductive loop is formed using the first high permeability structure (308). The first high permeability structure can enhance the magnetic coupling between the first inductive loop and the second inductive loop. In some embodiments, the first high permeability structure and the second high permeability structure form a magnetic circuit coupling between the
10 first inductive loop and the second inductive loop. In an embodiment, the high permeability structures control the magnetic fields generated by the inductive elements of each silicon substrate layer by guiding the magnetic fluxes between the layers. In one embodiment, the high permeability materials form a voltage reference plane for an inductive element to help contain electric and magnetic fields transmitted between the
15 silicon substrate layers.

[0048] In an embodiment, the first silicon substrate includes trenches formed using the high permeability material. The first silicon substrate may include a series of trenches formed between different portions of the first inductive element. For example, the trenches may be formed adjacent to a portion of the inductive element such that the
20 portion of the inductive element has a trench formed on each side of it. The trenches may contact a surface of the second silicon substrate layer or provide a gap (e.g., air gap, magnetic gap) between the high permeability material in the first silicon substrate and the high permeability material in the second silicon substrate to control the magnetic field strength in the high permeability materials and prevent saturation in the high permeability
25 materials. In some embodiments, the second silicon substrate includes trenches formed using the high permeability material. In one embodiment, both the first and the second silicon substrate have trenches formed using the high permeability material.

[0049] In an embodiment, the method further includes coupling or depositing a heater resistor connected to either the first silicon substrate, the second silicon substrate, or both.
30 The heater resistors can monitor and control a temperature in the three-dimensional integrated circuit, for example, to maintain the three-dimensional integrated circuit at or

near a Curie temperature of the material forming the integrated circuit. In some embodiments, Neel temperature material is used in the first silicon substrate, the second silicon substrate, or both to maintain the three-dimensional integrated circuit at or near their respective Neel temperature. The antiferromagnetic material may have a higher Neel temperature to be able to handle various levels of heat generated by the different layers or structures of the three-dimensional integrated circuit.

[0050] In one example, a current supplied to the first inductive loop element may generate a magnetic field that is enhanced by the first layer of high permeability material. The magnetic field may inductively couple the second inductive loop element, where reception of the magnetic field is enhanced by the second layer of high permeability material. In one embodiment, one or more additional layers of high permeability material are deposited on the first and/or second silicon layers in order to shield the generated magnetic field and reduce crosstalk with other circuit components and inductive interconnects. The first and second layers may be two layers of a multilayer three-dimensional integrated circuit. In one embodiment, the three-dimensional circuit is an emitter-coupled logic (ECL) chip. In another embodiment, the three-dimensional circuit is a current mode logic (CML) chip.

[0051] Now referring to FIG. 4, a flow diagram of a process of regulating a temperature of a three-dimensional integrated circuit, according to one embodiment is shown. In brief overview, a temperature of a section of the three-dimensional integrated circuit containing magnetic material is sensed (402). The sensed temperature is compared to a critical temperature of the magnetic material (404). A heat source within the three-dimensional circuit can then be used to maintain the sensed temperature with a specified range of the critical temperature (406).

[0052] In some embodiments, the three-dimensional integrated circuit includes a temperature sensor to monitor the temperature of the three-dimensional integrated circuit. The temperature sensor can be a component of the three-dimensional integrated circuit or can be a separate device. The temperature sensor can measure a current temperature of a section of the three-dimensional integrated circuit. In some embodiments, the temperature sensor can measure a current temperature inside or around the three-dimensional

integrated circuit. The temperature can be compared to a critical temperature of the magnetic material (e.g., threshold temperature).

[0053] In some embodiments, it is beneficial to maintain the temperature of the section of the three-dimensional integrated circuit within a specified range of the critical temperature of magnetic material within the three-dimensional integrated circuit. The critical temperature may refer to a temperature at which properties of the magnetic material are altered (e.g., Curie or Neel temperature). For example, the specified range may vary from about $\pm 1^\circ$ of the critical temperature of the magnetic material. In one embodiment, the specified range is $\pm 0.1^\circ$ of the critical temperature of the magnetic material.

[0054] In some embodiments, the heat source is controlled to maintain the temperature of the three-dimensional integrated circuit at or near a Curie or Neel temperature of materials making up the three-dimensional integrated circuit. The critical temperature may be based on the Curie or Neel temperature. For example, the critical temperature may be the Curie or Neel temperature of the materials making up the three-dimensional integrated circuit. In other embodiments, the critical temperature may be range of values near the Curie or Neel temperature. If the current temperature is greater than or less than the critical temperature or not within the specified range, the temperature of the three-dimensional integrated circuit can be modified.

[0055] In some embodiments, the temperature is modified to a temperature value within the specified range of the critical temperature. To modify the temperature, the three-dimensional integrated circuit may include a heat source, such as a heater resistor, to maintain and regulate the temperature of the three-dimensional integrated circuit. In other embodiments, the three-dimensional integrated circuit may include a heating element to modify the temperature of the three-dimensional integrated circuit. The heating element may include at least one of: an inductive element or circuitry of a neighboring element in the three-dimensional integrated circuit. For example, in one embodiment, a direct current (DC) can be supplied to an inductive element in the three-dimensional integrated circuit to cause the inductive element to produce more heat and increase the temperature. In some embodiments, the duty cycle or an operating point of neighboring circuitry can be

altered to produce more heat and modify the temperature of the three-dimensional integrated circuit.

[0056] Now referring to FIG. 5, a flow diagram of a process of forming a shielding layer between a pair of magnetic couplers, according to one embodiment is shown. In brief
5 overview, a first magnetic coupler having a first inductive loop and a first receiving element is provided (502). A second magnetic coupler having a second inductive loop and a second receiving element is provided (504). A shielding layer is formed between the first magnetic coupler and the second magnetic coupler. The shielding layer may include high permeability material (506).

10 [0057] The first inductive loop can be deposited on a first silicon substrate and the first inductive loop may provide a path for current of a circuit of the first silicon substrate. The first receiving can be deposited on a second silicon substrate. In some embodiments, the arrangement of the first inductive loop and the first receiving element is operable to form a closed loop magnetic field therebetween. In an embodiment, the second inductive loop
15 can be deposited on a third silicon substrate and provide a path for current of a circuit of the second silicon substrate. The second receiving element can be deposited on a fourth silicon substrate. In some embodiments, the arrangement of the second inductive loop and the second receiving element is operable to form a closed loop magnetic field therebetween.

20 [0058] In an embodiment, the shielding layer is configured to block magnetic fields generated by the first magnetic coupler from radiating to the second magnetic coupler and is configured to block magnetic fields generated by the second magnetic coupler from radiating to the first magnetic coupler. In one embodiment, the shielding layer may form a complete shield around the first magnetic coupler and isolate the first magnetic coupler
25 from the second magnetic coupler. The shielding layer may form a complete shield around the second magnetic coupler and isolate the second magnetic coupler from the first magnetic coupler.

[0059] The shielding layer of high permeability material may form a shield around a respective stack to contain electrical energy (e.g., magnetic field) in that stack so the
30 energy does not radiate and/or interfere with a nearby stack. Similarly, the shielding layer may shield or protect a stack from external interference generated by a nearby stack. The

shielding layer may be positioned between two adjacent stacks. However, the shielding layer may be formed on any surface of a stack. In this manner, inductive crosstalk between adjacent (or nearby) stacks and other circuit components may be reduced.

[0060] In some embodiments, a temperature of the first magnetic coupler, the second magnetic coupler, or both can be maintained near a Curie temperature or Neel temperature. The shielding layer can be used to maintain and regulate the temperature of the first magnetic coupler, the second magnetic coupler, or both. In some embodiments, the shielding layer includes high permeability material and the high permeability material includes a ferromagnetic material. The ferromagnetic material can be configured to operate near a Curie temperature or a Neel temperature of the ferromagnetic material to increase a permeability of the ferromagnetic material.

[0061] Now referring to FIG. 6, a flow diagram of a process of forming a three-dimensional integrated circuit with a magnetoresistive receiver, according to one embodiment is shown. In brief overview, a first insulation layer having a first inductive loop deposited thereon is provided (602). Next, alternating layers of a magnetoresistive element are deposited on a first silicon substrate (604). A magnetoresistive receiver is formed on the first silicon substrate to sense a magnetic field generated by the first inductive loop and produce an output dependent on the magnetic field (606).

[0062] In some embodiments, the first inductive loop is formed on the insulation layer and the insulation layer is deposited onto the magnetoresistive receiver which includes the magnetoresistive element and the first silicon substrate. In other embodiments, the first inductive loop is formed on an insulation layer that is deposited on a second silicon substrate. The second silicon substrate is a different silicon substrate from the first silicon substrate. The second silicon substrate is then deposited on the magnetoresistive receiver which includes the magnetoresistive element and the first silicon substrate. The first inductive loop may generate a magnetic field that is sensed and received by the magnetoresistive receiver.

[0063] In some embodiments, the magnetoresistive receiver includes the magnetoresistive element and the first silicon substrate. The magnetoresistive element can be a multi-layered structure that is formed by depositing alternating layers of ferromagnetic material and non-magnetic material on the silicon substrate. The

ferromagnetic layers may be magnetic elements layers a few nanometers thick separated by equally thin non-magnetic elements layers. The magnetoresistive element can include at least two metallic films separated by a nonmagnetic layer. The magnetoresistive element can be configured to have anti-ferromagnetic coupling.

- 5 **[0064]** In an embodiment, the magnetoresistive receiver can be based on at least one of a giant magnetoresistance (GMR), a tunnel magnetoresistance (TMR), a colossal magnetoresistance (CMR), or a spin-coupled effect.

[0065] The construction and arrangement of the systems and methods as shown in the various embodiments are illustrative only. Although only a few embodiments have been
10 described in detail in this disclosure, many modifications are possible (e.g., variations in sizes, dimensions, structures, shapes and proportions of the various elements, values of parameters, mounting arrangements, use of materials, colors, orientations, etc.). For example, the position of elements may be reversed or otherwise varied and the nature or number of discrete elements or positions may be altered or varied. Accordingly, all such
15 modifications are intended to be included within the scope of the present disclosure. The order or sequence of any process or method steps may be varied or re-sequenced according to alternative embodiments. Other substitutions, modifications, changes, and omissions may be made in the design, operating conditions and arrangement of the embodiments without departing from the scope of the present disclosure.

- 20 **[0066]** The present disclosure contemplates methods, systems and program products on any machine-readable media for accomplishing various operations. The embodiments of the present disclosure may be implemented or modeled using existing computer processors, or by a special purpose computer processor for an appropriate system, incorporated for this or another purpose, or by a hardwired system. Embodiments within
25 the scope of the present disclosure include program products comprising machine-readable media for carrying or having machine-executable instructions or data structures stored thereon. Such machine-readable media can be any available media that can be accessed by a general purpose or special purpose computer or other machine with a processor. By way of example, such machine-readable media can comprise RAM, ROM, EPROM,
30 EEPROM, CD-ROM or other optical disk storage, magnetic disk storage or other magnetic storage devices, or any other medium which can be used to carry or store desired

program code in the form of machine-executable instructions or data structures and which can be accessed by a general purpose or special purpose computer or other machine with a processor. When information is transferred or provided over a network or another communications connection (either hardwired, wireless, or a combination of hardwired or wireless) to a machine, the machine properly views the connection as a machine-readable medium. Thus, any such connection is properly termed a machine-readable medium. Combinations of the above are also included within the scope of machine-readable media. Machine-executable instructions include, for example, instructions and data which cause a general purpose computer, special purpose computer, or special purpose processing machines to perform a certain function or group of functions.

[0067] Although the figures may show a specific order of method steps, the order of the steps may differ from what is depicted. Also two or more steps may be performed concurrently or with partial concurrence. All such variations are within the scope of the disclosure. Likewise, software implementations could be accomplished with standard programming techniques with rule-based logic and other logic to accomplish the various connection steps, processing steps, comparison steps and decision steps.

[0068] Aspects of the subject matter described herein are set out in the following numbered clauses:

1. A system for a non-contacting inductive interconnect of a three-dimensional integrated circuit, comprising:
 - a first silicon substrate having a first inductive loop deposited thereon, wherein the first inductive loop provides a first path for current of a circuit of the first silicon substrate;
 - a first layer of high permeability material deposited on the first silicon substrate forming a first high permeability structure; and
 - a second silicon substrate having a second inductive loop deposited thereon, wherein the second inductive loop provides a second path for current of a circuit of the second layer of silicon substrate, and wherein the first high permeability structure enhances a magnetic coupling between the first inductive loop and the second inductive loop.

2. The system of clause 1, further comprising a second layer of high permeability material deposited on the second silicon substrate forming a second high permeability structure.

3. The system of clause 2, wherein the first high permeability structure and the second high permeability structure enhance the magnetic coupling between the first inductive loop and the second inductive loop.

4. The system of clause 2, wherein the first high permeability structure and the second high permeability structure form a magnetic circuit coupling the first inductive loop and the second inductive loop.

5. The system of clause 2, wherein the arrangement of the first layer of high permeability material and the second layer of high permeability material is operable to form a closed loop magnetic field therebetween.

6. The system of clause 5, wherein the arrangement is such that the first layer of high permeability material is deposited on a top surface of the first silicon substrate and the second layer of high permeability material is deposited on a bottom surface of the second silicon substrate.

7. The system of clause 6, wherein the first layer of high permeability material and the second layer of high permeability material form a shield around the first inductive loop and the second inductive loop.

8. The system of clause 2, wherein the arrangement of the first layer of high permeability material and the second layer of high permeability material is operable to form a nearly closed loop magnetic field therebetween.

9. The system of clause 1, wherein the first silicon substrate further includes a via, wherein a portion of the first layer of high permeability material is deposited within the via.

10. The system of clause 2, wherein the second silicon substrate further includes a via, wherein a portion of the second layer of high permeability material is deposited within the via.

11. The system of clause 1, wherein the first silicon substrate further includes a trench, wherein a portion of the first layer of high permeability material is deposited within the trench.

12. The system of clause 2, wherein the second silicon substrate further
5 includes a trench, wherein a portion of the second high permeability material is deposited within the trench.

13. The system of clause 2, wherein at least one of the first layer of high permeability material and the second layer of high permeability material includes ferrite.

14. The system of clause 2, wherein at least one of the first layer of high
10 permeability material and the second layer of high permeability material is configured to operate near a Néel temperature of the high permeability material.

15. The system of clause 2, wherein at least one of the first layer of high permeability material and the second layer of high permeability material includes a ferromagnetic material.

16. The system of clause 15, wherein the ferromagnetic material is configured
15 to operate near a Curie temperature of the ferromagnetic material to increase a permeability of the ferromagnetic material.

17. The system of clause 1, further comprising a temperature sensor to monitor a temperature of the three-dimensional integrated circuit.

18. The system of clause 1, wherein the first silicon substrate includes a heater
20 resistor to maintain a temperature of the three-dimensional integrated circuit.

19. The system of clause 2, wherein the second silicon substrate includes a heater resistor configured to maintain a temperature of the three-dimensional integrated circuit.

20. The system of clause 1, further comprising a heating element to modify a
25 temperature of the three-dimensional integrated circuit.

21. The system of clause 20, wherein the heating element includes at least one of: the first inductive element, the second inductive element, or circuitry of a neighboring element in the three-dimensional integrated circuit.

22. The system of clause 15, wherein the ferromagnetic material includes high permeability nanoparticles embedded in at least one of a solid matrix or a liquid material.

23. The system of clause 1, wherein the three-dimensional integrated circuit includes at least one of a current mode logic (CML) type chip and an emitter-coupled logic (ECL) type chip.

24. The system of clause 1, further comprising at least one additional layer of high permeability material deposited over a portion of at least one of the first silicon substrate and the second silicon substrate, wherein the additional layer is configured to magnetically shield the first silicon substrate and the second silicon substrate from at least one adjacent component.

25. A system for a non-contacting inductive interconnect of a three-dimensional integrated circuit, comprising:
a first magnetic coupler having a first inductive loop and a first receiving element;
a second magnetic coupler having a second inductive loop and a second receiving element; and
a shielding layer disposed between the first magnetic coupler and the second magnetic coupler, wherein the shielding layer comprises high permeability material.

26. The system of clause 25, wherein the first inductive loop is deposited on a first silicon substrate, wherein the first inductive loop provides a path for current of a circuit of the first silicon substrate.

27. The system of clause 25, wherein the first receiving element is deposited on a second silicon substrate.

28. The system of clause 24, wherein the second inductive loop is deposited on a third silicon substrate, wherein the second inductive loop provides a path for current of a circuit of the second silicon substrate.

29. The system of clause 25, wherein the second receiving element is deposited
5 on a fourth silicon substrate.

30. The system of clause 25, wherein the arrangement of the first inductive loop and the first receiving element is operable to form a closed loop magnetic field therebetween.

31. The system of clause 25, wherein the arrangement of the second inductive
10 loop and the second receiving element is operable to form a closed loop magnetic field therebetween.

32. The system of clause 25, wherein the three-dimensional integrated circuit includes at least one of a current mode logic (CML) type chip and an emitter-coupled logic (ECL) type chip.

33. The system of clause 25, wherein the shielding layer is configured to block
15 magnetic fields generated by the first magnetic coupler from radiating to the second magnetic coupler.

34. The system of clause 25, wherein the shielding layer is configured to block
20 magnetic fields generated by the second magnetic coupler from radiating to the first magnetic coupler.

35. The system of clause 25, wherein the shielding layer forms a complete shield around the first magnetic coupler, wherein the first magnetic coupler is isolated from the second magnetic coupler.

36. The system of clause 25, wherein the shielding layer forms a complete
25 shield around the second magnetic coupler, wherein the second magnetic coupler is isolated from the first magnetic coupler.

37. The system of clause 25, wherein the shielding layer is configured to maintain a temperature near a Curie temperature or Neel temperature of the first magnetic coupler.

38. The system of clause 25, wherein the shielding layer is configured to
5 maintain a temperature near a Curie temperature or Neel temperature of the second magnetic coupler.

39. The system of clause 25, wherein the high permeability material includes a ferromagnetic material.

40. The system of clause 39, wherein the ferromagnetic material is configured
10 to operate near a Curie temperature of the ferromagnetic material to increase a permeability of the ferromagnetic material.

41. The system of clause 39, wherein the ferromagnetic material includes high permeability nanoparticles.

42. The system of clause 41, wherein the high permeability nanoparticles are
15 embedded within a solid matrix.

43. The system of clause 41, wherein the high permeability nanoparticles are embedded within a liquid material.

44. The system of clause 41, wherein the high permeability nanoparticles includes a plurality of particle types, wherein at least two particle types have opposing
20 permeability-to-temperature dependencies over a temperature range of interest.

45. A method of forming a non-contacting inductive interconnect of a three-dimensional integrated circuit, comprising:

providing a first silicon substrate having a first inductive loop deposited thereon, wherein the first inductive loop provides a first path for current of a circuit of the
25 first layer of silicon substrate;

depositing a first layer of high permeability material on the first layer of silicon substrate having the first inductive loop to form a first high permeability structure;

providing a second silicon substrate having a second inductive loop deposited thereon, wherein the second inductive loop provides a second path for current of a circuit of the second layer of silicon substrate; and

coupling the first inductive loop and the second inductive loop using the
5 first high permeability structure.

46. The method of clause 45, further comprising depositing a second layer of the high permeability material over a portion of the second silicon substrate having the second inductive loop to form a second high permeability structure.

47. The method of clause 46, further comprising forming a magnetic circuit
10 coupling the first inductive loop and the second inductive loop using the first high permeability structure and the second high permeability structure.

48. The method of clause 46, wherein the first high permeability structure and the second high permeability structure are configured to enhance coupling between the first inductive loop and the second inductive loop.

49. The method of clause 46, wherein the arrangement of the first layer of high
15 permeability material and the second layer of high permeability material is operable to form a closed loop magnetic field therebetween.

50. The method of clause 46, further comprising depositing the first layer of high permeability material on a top surface of the first silicon substrate and depositing the
20 second high permeability material on a bottom surface of the second silicon substrate.

51. The method of clause 46, further comprising forming a shield around the first silicon substrate and the second silicon substrate using the first layer of high permeability material and the second layer of high permeability material.

52. The method of clause 46, wherein the arrangement of the first layer of high
25 permeability material and the second layer of high permeability material is operable to form a nearly closed loop magnetic field therebetween.

53. The method of clause 45, further comprising depositing a portion of the first layer of high permeability material in a via of the first silicon substrate.

54. The method of clause 46, further comprising depositing a portion of the second layer of high permeability material in a via of the second silicon substrate.

55. The method of clause 45, further comprising forming a trench in the first silicon substrate, wherein a portion of the first layer of high permeability material is
5 deposited within the trench.

56. The method of clause 55, further comprising forming a series of trenches that establish a gap between the first silicon substrate and the second silicon substrate.

57. The method of clause 46, further comprising forming a trench in the second silicon substrate, wherein a portion of the second layer of high permeability material is
10 deposited within the trench.

58. The method of clause 46, wherein at least one of the first layer of high permeability material and the second layer of high permeability material includes ferrite.

59. The method of clause 46, wherein at least one of the first layer of high permeability material and the second layer of high permeability material is configured to
15 operate near a Néel temperature.

60. The method of clause 46, wherein at least one of the first layer of high permeability material and the second layer of high permeability material includes a ferromagnetic material.

61. The method of clause 60, wherein the ferromagnetic material is configured
20 to operate near a Curie temperature corresponding to the ferromagnetic material to increase a permeability of the ferromagnetic material.

62. The method of clause 60, wherein the ferromagnetic material includes high permeability nanoparticles.

63. The method of clause 62, wherein the high permeability nanoparticles are
25 embedded within a solid matrix.

64. The method of clause 62, wherein the high permeability nanoparticles are embedded within a liquid material.

65. The method of clause 62, wherein the high permeability nanoparticles includes a plurality of particle types, wherein at least two particle types have opposing permeability-to-temperature dependencies over a temperature range of interest.

66. The method of clause 45, wherein the first silicon substrate includes a
5 heater resistor configured to maintain a temperature near a Curie temperature of first layer of high permeability material.

67. The method of clause 46, wherein the second silicon substrate includes a heater resistor configured to maintain a temperature near a Curie temperature of second high layer of high permeability material.

10 68. The method of clause 45, further comprising monitoring a temperature of the three-dimensional integrated circuit using a temperature sensor.

69. The method of clause 45, further comprising modifying a temperature of the three-dimensional integrated circuit using a heating element.

70. The method of clause 69, wherein the heating element includes at least one
15 of: the first inductive element, the second inductive element, or circuitry of a neighboring element in the three-dimensional integrated circuit.

71. The method of clause 70, further comprising supplying a direct current to the first inductive element or the second inductive element to modify the temperature of the three-dimensional integrated circuit.

20 72. The method of clause 70, further comprising altering a duty cycle or an operating point of the circuitry to modify the temperature of the three-dimensional integrated circuit.

73. The method of clause 45, wherein the three-dimensional integrated circuit includes at least one of a current mode logic (CML) type chip and an emitter-coupled logic
25 (ECL) type chip.

74. The method of clause 46, further comprising depositing at least one additional layer of high permeability material over a portion of at least one of the first silicon substrate and the second silicon substrate, wherein the additional layer is

configured to magnetically shield the at least one of the first silicon substrate and the second silicon substrate from at least one adjacent component.

75. A method of forming a non-contacting inductive interconnect of a three-dimensional integrated circuit, comprising:

- 5 providing a first magnetic coupler having a first inductive loop and a first receiving element;
- providing a second magnetic coupler having a second inductive loop and a second receiving element; and
- 10 forming a shielding layer between the first magnetic coupler and the second magnetic coupler, wherein the shielding layer comprises high permeability material.

76. The method of clause 75, further comprising depositing the first inductive loop on a first silicon substrate, wherein the first inductive loop provides a path for current of a circuit of the first silicon substrate.

77. The method of clause 75, further comprising depositing the first receiving
15 element on a second silicon substrate.

78. The method of clause 75, further comprising depositing the second inductive loop on a third silicon substrate, wherein the second inductive loop provides a path for current of a circuit of the second silicon substrate.

79. The method of clause 75, further comprising depositing the second
20 receiving element on a fourth silicon substrate.

80. The method of clause 75, wherein the arrangement of the first inductive loop and the first receiving element is operable to form a closed loop magnetic field therebetween.

81. The method of clause 75, wherein the arrangement of the second inductive
25 loop and the second receiving element is operable to form a closed loop magnetic field therebetween.

82. The method of clause 75, wherein the shielding layer is configured to block magnetic fields generated by the first magnetic coupler from radiating to the second magnetic coupler.

83. The method of clause 75, wherein the shielding layer is configured to block
5 magnetic fields generated by the second magnetic coupler from radiating to the first magnetic coupler.

84. The method of clause 75, wherein the shielding layer forms a complete shield around the first magnetic coupler, wherein the first magnetic coupler is isolated from the second magnetic coupler.

10 85. The method of clause 75, wherein the shielding layer forms a complete shield around the second magnetic coupler, wherein the second magnetic coupler is isolated from the first magnetic coupler.

86. The method of clause 75, further comprising maintaining a temperature near a Curie temperature or Neel temperature of the first magnetic coupler.

15 87. The method of clause 75, further comprising maintaining a temperature near a Curie temperature or Neel temperature of the second magnetic coupler.

88. The method of clause 75, wherein the high permeability material includes a ferromagnetic material.

89. The method of clause 88, wherein the ferromagnetic material is configured
20 to operate near a Curie temperature of the ferromagnetic material to increase a permeability of the ferromagnetic material.

90. The method of clause 88, wherein the ferromagnetic material includes high permeability nanoparticles.

91. The method of clause 90, wherein the high permeability nanoparticles are
25 embedded within a solid matrix.

92. The method of clause 90, wherein the high permeability nanoparticles are embedded within a liquid material.

93. The method of clause 90, wherein the high permeability nanoparticles includes a plurality of particle types, wherein at least two particle types have opposing permeability-to-temperature dependencies over a temperature range of interest.

94. The method of clause 75, wherein the three-dimensional integrated circuit
5 includes at least one of a current mode logic (CML) type chip and an emitter-coupled logic (ECL) type chip.

95. A system for a magnetic coupled interconnect of a three-dimensional integrated circuit, comprising:

a first silicon substrate having a first inductive loop deposited thereon,
10 wherein the first inductive loop provides a first path for current of a circuit of the first silicon substrate; and

a magnetoresistive receiver formed on a second silicon substrate, wherein the magnetoresistive receiver is configured to sense a magnetic field generated by the first inductive loop and produce an output that is dependent on the magnetic field.

96. The system of clause 95, wherein the magnetoresistive receiver is
15 configured to produce a voltage output dependent on the magnetic field.

97. The system of clause 95, wherein the magnetoresistive receiver is a multi-layered structure including a magnetoresistive element and the second silicon substrate.

98. The system of clause 97, wherein the magnetoresistive element is a multi-
20 layered structure including alternating layers of ferromagnetic material and non-magnetic material.

99. The system of clause 98, wherein the magnetoresistive element includes at least two metallic films separated by a nonmagnetic layer.

100. The system of clause 98, wherein the magnetoresistive element is
25 configured to have anti-ferromagnetic coupling.

101. The system of clause 95, wherein a magnetoresistive element of the magnetoresistive receiver employs a giant magnetoresistance (GMR).

102. The system of clause 95, wherein a magnetoresistive element of the magnetoresistive receiver employs a tunnel magnetoresistance (TMR).

103. The system of clause 95, wherein a magnetoresistive element of the magnetoresistive receiver employs a colossal magnetoresistance (CMR).

5 104. The system of clause 95, wherein a magnetoresistive element of the magnetoresistive receiver employs a spin-coupled effect.

105. The system of clause 95, further comprising a plurality of layers of high permeability material configured to enhance coupling between the first silicon substrate and the second silicon substrate.

10 106. A method for forming a magnetic coupled interconnect of a three-dimensional integrated circuit, comprising:

providing a first silicon substrate having a first inductive loop deposited thereon, wherein the first inductive loop provides a first path for current of a circuit of the first silicon substrate;

15 depositing alternating layers of a magnetoresistive element on a second silicon substrate; and

forming a magnetoresistive receiver on the second silicon substrate, wherein the magnetoresistive receiver is configured to sense a magnetic field generated by the first inductive loop and produce an output that is dependent on the magnetic field.

20 107. The method of clause 106, wherein the magnetoresistive receiver is configured to produce a voltage output dependent on the magnetic field.

108. The method of clause 106, wherein the magnetoresistive receiver is a multi-layered structure including the magnetoresistive element and the second silicon substrate.

25 109. The method of clause 106, wherein the magnetoresistive element is a multi-layered structure including alternating ferromagnetic material and non-magnetic material.

110. The method of clause 106, wherein the magnetoresistive element includes at least two metallic films separated by a nonmagnetic layer.

111. The method of clause 106, wherein the magnetoresistive element is configured to have anti-ferromagnetic coupling.

112. The method of clause 106, wherein a magnetoresistive element of the magnetoresistive receiver employs a giant magnetoresistance (GMR).

5 113. The method of clause 106, wherein a magnetoresistive element of the magnetoresistive receiver employs a tunnel magnetoresistance (TMR).

114. The method of clause 106, wherein a magnetoresistive element of the magnetoresistive receiver employs a colossal magnetoresistance (CMR).

10 115. The method of clause 106, wherein a magnetoresistive element of the magnetoresistive receiver employs a spin-coupled effect.

116. The method of clause 106, further comprising a plurality of layers of high permeability material configured to enhance coupling between the first silicon substrate and the second silicon substrate.

117. A method for maintaining a temperature of a three-dimensional integrated circuit, comprising:

sensing a temperature of a section of the three-dimensional integrated circuit containing magnetic material;

20 comparing the sensed temperature of the three-dimensional integrated circuit to a critical temperature of the magnetic material, wherein the critical temperature is based on a Curie or Neel temperature of the three-dimensional integrated circuit; and

controlling a heat source within the three-dimensional integrated circuit to maintain the sensed temperature within a specified range of the critical temperature.

118. The method of clause 117, wherein the three-dimensional integrated circuit includes a temperature sensor to monitor the temperature of the three-dimensional integrated circuit.

119. The method of clause 117, wherein the heat source includes a heater resistor to maintain a temperature of the three-dimensional integrated circuit.

120. The method of clause 117, wherein the three-dimensional integrated circuit includes a heating element to modify the temperature of the three-dimensional integrated circuit.

121. The method of clause 120, wherein the heat source includes at least one of:
5 an inductive element or circuitry of a neighboring element in the three-dimensional integrated circuit.

122. The method of clause 120, further comprising supplying a direct current to the inductive element to modify the temperature of the three-dimensional integrated circuit.

10 123. The method of clause 120, further comprising altering a duty cycle or an operating point of the circuitry to modify the temperature of the three-dimensional integrated circuit.

124. The method of clause 117, wherein the Curie temperature is a point where the intrinsic magnetic moments of the magnetic material in the three-dimensional
15 integrated circuit changes direction and alters their respective magnetic properties.

125. The method of clause 117, wherein the Neel temperature is a point where an antiferromagnetic or a ferromagnetic material in the three-dimensional integrated circuit becomes paramagnetic.

While various aspects and embodiments have been disclosed herein, other aspects
20 and embodiments will be apparent to those skilled in the art. The various aspects and embodiments disclosed herein are for purposes of illustration and are not intended to be limiting, with the true scope being indicated by the following claims.

WHAT IS CLAIMED IS:

1. A system for a non-contacting inductive interconnect of a three-dimensional integrated circuit, comprising:
 - 5 a first silicon substrate having a first inductive loop deposited thereon, wherein the first inductive loop provides a first path for current of a circuit of the first silicon substrate;
 - a first layer of high permeability material deposited on the first silicon substrate forming a first high permeability structure; and
 - 10 a second silicon substrate having a second inductive loop deposited thereon, wherein the second inductive loop provides a second path for current of a circuit of the second layer of silicon substrate, and wherein the first high permeability structure enhances a magnetic coupling between the first inductive loop and the second inductive loop.
- 15 2. The system of claim 1, further comprising a second layer of high permeability material deposited on the second silicon substrate forming a second high permeability structure.
3. The system of claim 2, wherein the first high permeability structure and the second high permeability structure form a magnetic circuit coupling the first inductive
20 loop and the second inductive loop.
4. The system of claim 2, wherein the arrangement of the first layer of high permeability material and the second layer of high permeability material is operable to form a closed loop magnetic field therebetween.
5. The system of claim 4, wherein the arrangement is such that the first layer
25 of high permeability material is deposited on a top surface of the first silicon substrate and the second layer of high permeability material is deposited on a bottom surface of the second silicon substrate.
6. The system of claim 1, wherein the first silicon substrate further includes a via, wherein a portion of the first layer of high permeability material is deposited within
30 the via.

7. The system of claim 1, wherein the first silicon substrate further includes a trench, wherein a portion of the first layer of high permeability material is deposited within the trench.

8. The system of claim 2, wherein at least one of the first layer of high permeability material and the second layer of high permeability material is configured to operate near a Néel temperature of the high permeability material.

9. The system of claim 1, further comprising a temperature sensor to monitor a temperature of the three-dimensional integrated circuit.

10. The system of claim 1, wherein the first silicon substrate includes a heater resistor to maintain a temperature of the three-dimensional integrated circuit.

11. The system of claim 1, further comprising a heating element to modify a temperature of the three-dimensional integrated circuit.

12. The system of claim 1, wherein the three-dimensional integrated circuit includes at least one of a current mode logic (CML) type chip and an emitter-coupled logic (ECL) type chip.

13. The system of claim 1, further comprising at least one additional layer of high permeability material deposited over a portion of at least one of the first silicon substrate and the second silicon substrate, wherein the additional layer is configured to magnetically shield the first silicon substrate and the second silicon substrate from at least one adjacent component.

14. A system for a non-contacting inductive interconnect of a three-dimensional integrated circuit, comprising:

a first magnetic coupler having a first inductive loop and a first receiving element;

a second magnetic coupler having a second inductive loop and a second receiving element; and

a shielding layer disposed between the first magnetic coupler and the second magnetic coupler, wherein the shielding layer comprises high permeability material.

15. The system of claim 14, wherein the first inductive loop is deposited on a first silicon substrate, wherein the first inductive loop provides a path for current of a circuit of the first silicon substrate.

16. The system of claim 14, wherein the first receiving element is deposited on
5 a second silicon substrate.

17. The system of claim 14, wherein the arrangement of the first inductive loop and the first receiving element is operable to form a closed loop magnetic field therebetween.

18. The system of claim 14, wherein the three-dimensional integrated circuit
10 includes at least one of a current mode logic (CML) type chip and an emitter-coupled logic (ECL) type chip.

19. The system of claim 14, wherein the shielding layer is configured to block magnetic fields generated by the first magnetic coupler from radiating to the second magnetic coupler.

20. The system of claim 14, wherein the shielding layer is configured to block
15 magnetic fields generated by the second magnetic coupler from radiating to the first magnetic coupler.

21. The system of claim 14, wherein the shielding layer is configured to maintain a temperature near a Curie temperature or Neel temperature of the first magnetic
20 coupler.

22. The system of claim 14, wherein the high permeability material includes a ferromagnetic material.

23. The system of claim 22, wherein the ferromagnetic material is configured to operate near a Curie temperature of the ferromagnetic material to increase a
25 permeability of the ferromagnetic material.

24. The system of claim 22, wherein the ferromagnetic material includes high permeability nanoparticles.

25. The system of claim 24, wherein the high permeability nanoparticles includes a plurality of particle types, wherein at least two particle types have opposing permeability-to-temperature dependencies over a temperature range of interest.

26. A system for a magnetic coupled interconnect of a three-dimensional
5 integrated circuit, comprising:

a first silicon substrate having a first inductive loop deposited thereon, wherein the first inductive loop provides a first path for current of a circuit of the first silicon substrate; and

10 a magnetoresistive receiver formed on a second silicon substrate, wherein the magnetoresistive receiver is configured to sense a magnetic field generated by the first inductive loop and produce an output that is dependent on the magnetic field.

27. The system of claim 26, wherein the magnetoresistive receiver is configured to produce a voltage output dependent on the magnetic field.

28. The system of claim 26, wherein the magnetoresistive receiver is a multi-
15 layered structure including a magnetoresistive element and the second silicon substrate.

29. The system of claim 28, wherein the magnetoresistive element is a multi-layered structure including alternating layers of ferromagnetic material and non-magnetic material.

30. The system of claim 29, wherein the magnetoresistive element includes at
20 least two metallic films separated by a nonmagnetic layer.

31. The system of claim 29, wherein the magnetoresistive element is configured to have anti-ferromagnetic coupling.

32. The system of claim 26, wherein a magnetoresistive element of the magnetoresistive receiver employs a giant magnetoresistance (GMR).

25 33. The system of claim 26, wherein a magnetoresistive element of the magnetoresistive receiver employs a tunnel magnetoresistance (TMR).

34. The system of claim 26, wherein a magnetoresistive element of the magnetoresistive receiver employs a colossal magnetoresistance (CMR).

35. The system of claim 26, wherein a magnetoresistive element of the magnetoresistive receiver employs a spin-coupled effect.




FIG. 1A




FIG. 1B




FIG. 1C





FIG. 2A



5/9

FIG. 2B




FIG. 3




FIG. 4




FIG. 5




FIG. 6

A. CLASSIFICATION OF SUBJECT MATTER**H01L 23/48(2006.01)i, H01L 23/12(2006.01)i**

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

H01L 23/48; G01B 7/14; H01F 38/14; H01L 23/02; G01R 33/02; H01L 23/552; H01L 23/485; H01L 21/00; H01L 23/12

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Korean utility models and applications for utility models

Japanese utility models and applications for utility models

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

eKOMPASS(KIPO internal) & keywords: IC, magnetoresistive sensor, ferromagnetic material, current mode logic, emitter-coupled logic**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2013-0168809 A1 (HSIAO-TSUNG YEN et al.) 04 July 2013 See abstract, paragraphs [0025]-[0059], claim 1 and figures 5-7.	1-12
Y		13-35
Y	US 2013-0147023 A1 (YU-LING LIN et al.) 13 June 2013 See abstract, paragraph [0022] and figure 2.	13-25
Y	US 2013-0113478 A1 (BHARAT B. PANT) 09 May 2013 See abstract, paragraphs [0022]-[0056], claim 11 and figures 1A-3A.	26-35
A	US 2008-0061420 A1 (YINON DEGANI et al.) 13 March 2008 See abstract, paragraphs [0011]-[0012] and figures 3-10.	1-35
A	US 2012-0181876 A1 (DAVID W. BAARMAN et al.) 19 July 2012 See abstract, paragraphs [0041]-[0054] and figures 5-6.	1-35



Further documents are listed in the continuation of Box C.



See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

31 March 2016 (31.03.2016)

Date of mailing of the international search report

31 March 2016 (31.03.2016)

Name and mailing address of the ISA/KR

International Application Division

Korean Intellectual Property Office

189 Cheongsa-ro, Seo-gu, Daejeon, 35208, Republic of Korea

Facsimile No. +82-42-481-8578

Authorized officer

CHOI, Sang Won

Telephone No. +82-42-481-8291



INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2015/065556

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2013-0168809 A1	04/07/2013	CN 103187393 A US 2014-0097930 A1 US 2015-0255207 A1 US 8610247 B2 US 8981526 B2	03/07/2013 10/04/2014 10/09/2015 17/12/2013 17/03/2015
US 2013-0147023 A1	13/06/2013	CN 103151338 A US 8659126 B2	12/06/2013 25/02/2014
US 2013-0113478 A1	09/05/2013	CN 103149542 A EP 2589974 A2 JP 2013-137301 A KR 10-2013-0049741 A TW 201329480 A US 8829901 B2	12/06/2013 08/05/2013 11/07/2013 14/05/2013 16/07/2013 09/09/2014
US 2008-0061420 A1	13/03/2008	CN 101202151 A CN 101202151 B EP 1901353 A2 EP 1901353 A3 JP 2008-072121 A SG 141301 A1 TW 200816381 A US 7355264 B2	18/06/2008 02/05/2012 19/03/2008 29/06/2011 27/03/2008 28/04/2008 01/04/2008 08/04/2008
US 2012-0181876 A1	19/07/2012	AU 2009-215464 A1 CA 2715918 A1 CN 102017353 A EP 2258032 A2 JP 2011-514796 A JP 5543378 B2 KR 10-2010-0116627 A RU 2010138845 A TW 200952004 A US 2009-0212637 A1 US 8766484 B2 US 8829731 B2 WO 2009-105615 A2 WO 2009-105615 A3	27/08/2009 27/08/2009 13/04/2011 08/12/2010 06/05/2011 09/07/2014 01/11/2010 27/03/2012 16/12/2009 27/08/2009 01/07/2014 09/09/2014 27/08/2009 14/01/2010