



- (51) International Patent Classification:  
**B81B 7/00** (2006.01)
- (21) International Application Number:  
PCT/CH2012/000019
- (22) International Filing Date:  
26 January 2012 (26.01.2012)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:  
11000640.0 27 January 2011 (27.01.2011) EP
- (71) Applicant (for all designated States except US):  
**SENSIRION AG** [CH/CH]; Laubisrütistrasse 50, CH-8712 Stäfa (CH).
- (72) Inventors; and  
(75) Inventors/Applicants (for US only): **GRAF, Markus** [DE/CH]; Heinrichstrasse 114, CH-8005 Zürich (CH). **STREIFF, Matthias** [CH/CH]; Scheuchzerstrasse 18, CH-8006 Zürich (CH). **HUNZIKER, Werner** [CH/CH]; Im Ibach 9, CH-8712 Stäfa (CH).
- (74) Agent: **E. BLUM & CO. AG**; Vorderberg 11, CH-8044 Zürich (CH).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM,


AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

**Published:**

- with international search report (Art. 21(3))
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments (Rule 48.2(h))

(54) Title: SENSOR CHIP COMPRISING A SPACER FOR PROTECTING THE SENSOR ELEMENT



**FIG. 1g**

(57) Abstract: In a method for manufacturing a sensor chip a spacer (3) is arranged at the front side (11) of a substrate (1) at which front side (11) a sensing element (2) is arranged, too. Holes (14) are etched for building vias (15) extending through the substrate (1) between the front side (11) of the substrate (1) and its back side (12). After etching, the holes (14) are filled with conductive material to complete the vias (15). The spacer (3) provides protection to the sensing element (2) and the sensing chip throughout the manufacturing process.

WO 2012/100360 A1

## SENSOR CHIP COMPRISING A SPACER FOR PROTECTING THE SENSOR ELEMENT

Cross References to Related Applications

5

This application claims the priority of European patent application 11000640.0, filed on January 27, 2011, the disclosure of which is incorporated herein by reference in its entirety.

10

Technical Field

The present invention relates to a sensor chip, the use of such sensor chip, and a method for manufacturing a sensor chip.

Background Art

20

Subject to the application, sensors tend to be integrated on semiconductor substrates. This kind of manufacturing is beneficial in that the size of the sensors can significantly be reduced compared to discrete type sensors, and such sensors can be arranged next to electronic circuitry integrated on the same semiconductor substrate which circuitry may include functions acting on a signal delivered by the sensor such as amplification, evaluation, etc.

30

An integrated chip comprising a sensor is called sensor chip in the following. In such sensor chip, the sensor and possibly electronic circuitry are arranged at a front side of a substrate. The circuitry may be formed by CMOS processing, and the building and/or arranging of a sensing element of the sensor on the front side may be implemented in a way compatible to CMOS processing. When such sensor chip needs to be integrated into

35

a processing system, the sensor chip typically will be connected to circuitry residing on a different circuit board, such as a printed circuit board, for example. A preferred way for mounting a sensor chip to such circuit board is a technique called flip chip mounting in which the sensor chip is flipped such that its front side containing the sensing element and the circuitry faces the circuit board and is electrically connected to it. The electrical connection typically is achieved between contact pads arranged at the front side of the sensor chip and contact pads arranged on the circuit board and solder material in between.

However, now the sensing element faces the circuit board which may not be preferred for various reasons: In case the sensor shall detect a quantity of a measure in the environment of the sensor, such measure may not have sufficient access to the sensing element for the reason of its arrangement facing the circuit board. And even if there is sufficient access granted to the medium to be measured, it may not be appreciated that such medium also gets in touch with the circuit board. In case, for example, the medium to be measured is a gas, such gas may damage the circuitry on the circuit board.

For solving the above problem, a technique called through-silicon vias may be applied. Such vias are arranged in the semiconductor substrate and represent vertical electrical connections between the front side of the substrate and its back side. A sensor chip with through-silicon vias can be mounted on the circuit board with its back side facing the circuit board and with its front side including the sensing element facing away from the circuit board. Contact pads arranged at the back side of the sensor chip allow electrically contacting the circuit board.

However, the handling of such sensor chip appears to be difficult in that both sides of the chip, i.e. the front side and the back side contain exposed

elements such as the sensing element and the contact pads.

5                    Disclosure of the Invention

The problem to be solved by the present invention is therefore to provide a sensor chip for which the handling during processing is facilitated.

10                    This problem is solved by a sensor chip according to the features of the independent claim 1, and by a method for manufacturing a sensor chip according to the features of the independent claim 8.

15                    The sensor chip comprises a substrate with a front side and a back side. A sensing element and conductors are arranged at the front side, and contact pads are arranged at the back side. Vias extending through the substrate between the front side and the back side are provided for electrically connecting the conductors to the contact pads. A spacer is arranged at the front side.

20                    In processing a sensor chip, a substrate is provided with a front side and a back side, and a sensing element is arranged at the front side as is a spacer. Holes are etched into the substrate, and the holes are filled with a conducting material for building vias extending through the substrate between the front side and the back side.

25                    The spacer is arranged for protecting the sensing element during manufacturing. There are various steps in the manufacturing process where it is preferred to deposit the sensor chip with its front side onto some support. This may be owed to a need for applying manufacturing steps from the back side of the substrate or to a need for electrically contacting the contact pads arranged at the back side of the substrate. In such scenarios, the sensor chip can now be flipped and be deposited onto the support by means of its spacer, such that the

30

35

spacer faces and sits on the support. As a result, the sensing element is protected and does not need to get in touch with any support during which contact the sensing element may become damaged or destroyed. The spacer acts  
5 as a protection element being arranged at the front side of the substrate and may protect not only the sensing element but also other structures such as integrated circuitry arranged at the front side of the substrate.

Advantageous embodiments of the present idea  
10 are listed in the dependent claims as well as in the description below.

All the described embodiments shall similarly pertain to the sensor chip, its use, and to the method for manufacturing a sensor chip. Synergetic effects may  
15 arise from different combinations of the embodiments although they might not be described in detail.

Further on it shall be noted that all embodiments of the present invention concerning a method might be carried out in the order of the steps as described or  
20 in any other order unless otherwise explicitly mentioned. The disclosure and scope of the invention shall include any order of steps irrespective of the order listed in the claims.

25

#### Brief Description of the Drawings

The embodiments defined above and further embodiments, features and advantages of the present invention can also be derived from the examples of embodiments  
30 to be described hereinafter in connection with the drawings in which the figures illustrate:

FIG. 1a - 1g in a longitudinal cut each, different schematic states of a sensor chip during its manufacture according to an embodiment of the present inven-  
35

tion, and in Fig. 1g the resulting sensor chip according to an embodiment of the present invention, and

FIG. 2a - 2l in a longitudinal cut each, different schematic states of sensor chip processing on a wafer scale according to an embodiment of the present invention, and in Fig. 2l a resulting sensor chip arranged on a circuit board according to an embodiment of the present invention.

10

### Modes for Carrying Out the Invention

The Figures 1a to 1g schematically illustrate different states of a sensor chip, each in a longitudinal cut, during its manufacture according to an embodiment of the present invention. In Figure 1g, the resulting sensor chip is shown according to an embodiment of the present invention.

According to Figure 1a, a schematic substrate 1 is provided comprising a front side 11 and opposite to the front side 11 a back side 12. A height/depth/vertical extension/thickness of the substrate 1 is denoted by  $d_1$ . In the present example, the thickness  $d_1$  of the substrate 1 is between 500  $\mu\text{m}$  and 800  $\mu\text{m}$  which are a common standard thicknesses of wafers. Orthogonal to the vertical extension  $d_1$  of the substrate 1, a non visible surface of the substrate 1 extends into the plane of projection, which surface, also known as chip surface, is defined by a length  $x_1$  of the substrate 1 and a non-visible width  $y_1$ .

The substrate 1 advantageously is a semiconductor substrate, and preferably is a silicon substrate. However, the substrate 1 also may also be embodied as a ceramic, glass, polymer or other dielectric substrate.

According to Figure 1b, conductors 13 are applied to the first side 11 of the substrate 1, for example, by depositing metal paths where needed. In general,

the semiconductor substrate 1 is structured and processed by known processes such as CMOS processes in order to build conductors and other circuitry such as evaluation or amplification circuitry subject to the application and the scope of functionality of the sensor chip. Although there is no other passive or active circuitry shown in Figure 1b except for the conductors 13, it is understood that such circuitry may be integrated at the front side 11 of the substrate 1 where needed. In this context, when an element is to be arranged at the front side 11 of the substrate 1, such arrangement shall encompass a deposition of such element onto the surface of the substrate 1, it also shall encompass a deposition of such element onto other layers deposited on the surface of the substrate such that the element not necessarily touches the substrate 1 itself, and it shall also encompass elements/structures which are integrated into in the substrate close to the surface by means of, for example, the above mentioned semiconductor processing and as such are buried below other layers. Still such elements are arranged at the front side 11 in that they are not arranged at the back side or at lateral sides of the substrate 1.

In Figure 1c, a sensing element 2 supporting the measurement is deposited on the substrate 1 at its front side 11. Subject to the manufacturing process applied and the material the sensing element 2 is made of, the sensing element 2 may be deposited on or buried into the substrate 1. In both variants, the sensing element 2 may advantageously be formed by means of the same underlying processing steps as the circuitry is.

In Figure 1d, a spacer 3 is arranged at the front side 11 of the substrate 1. Arranging the spacer 3 at the substrate 1 generally may include one of the following, without limitation: The spacer 3 may be an element formed separate from the substrate 1 and may be glued, bonded or otherwise mechanically connected to the substrate 1. The spacer 3 may directly be built on the

substrate 1 in form of layers deposited on the substrate 1. The spacer 3 may be formed by moulding or casting onto the substrate 1.

As an interconnect layer for fixing the spacer 3 to the substrate 1 one of solder, glassfrit or a polymer layer may be applied. As shown in Figure 1d, the spacer 3 may exhibit a form surrounding the sensing element 2. The sensing element 2 preferably is not covered by the spacer 3 in order to allow access to the sensing element 2. The spacer 3 has a height  $h_1$ , which is preferably above 100  $\mu\text{m}$ , and preferably is between 150 and 250  $\mu\text{m}$ .

The spacer 3 may be embodied as a resist, in particular as a dry resist, for example SU-8. Alternatively, it may be formed by a cast in a moulding process in which an insert is used for forming an opening 31 in the cast above the sensing element 2. The sensor chip is placed in a mould comprising the insert; the mould is filled with the cast material and the cast material is hardened for building the spacer 3.

The spacer 3 may also be provided in form of another substrate, for example, a silicon-on-insulator, or other semiconducting layer arrangements. The spacer 3 may be made from one of a semiconductor, silicon, silicon and a silicon-oxide coating, silicon and a solderable coating, ceramic, ceramic and a silicon-oxide coating, ceramic and a solderable coating, glass, glass and a silicon-oxide coating, glass and a solderable coating, metal, metal and a solderable coating, dielectric material and a polymer. The spacer 3 may cover and protect at least part of circuitry, and in particular metal structures, integrated into the substrate 1, however, it is preferred that the spacer 3 does not cover the sensing element 2.

In case the spacer 3 is made from a photo-structurable material such as a dry resist, which first is applied to the entire front side 11 of the substrate 1

and then is exposed to visible light for patterning any structures as desired, such spacer 3 may end up as a visible light transmitting structure covering electronic circuitry arranged on or in the substrate 1. However, in case of exposure to light such electronic circuitry may be impacted in its characteristic and/or its functions. In case the spacer 3 is made from a material being transparent to visible light, it is preferred to apply another layer of opaque material on top of the spacer 3 at least in regions where electronic circuitry resides underneath on or in the substrate 1. Such opaque material which shall be intransparent to visible light and/or to ultraviolet light in one embodiment may protect the electronic circuitry on the sensor chip from any light induced transformation.

Such opaque material may especially be a mould compound applied to/on top of the spacer 3 by way of transfer-moulding. Such mould compound, also referred to as encapsulation, preferably includes epoxy material. Of course, such encapsulation is not meant to cover the sensing element 2. For such purpose, the sensor chip may be arranged in a mould with an inward facing protrusion of the mould resting on the spacer 3 and forming an access opening in the encapsulation towards the sensing element 2. The mould is filled with the encapsulation material and the encapsulation material is hardened for building the encapsulation. The mould compound may be applied to the spacer 3 after the sensor chip is placed on a circuit board such as a lead frame.

In another embodiment, the photosensitive spacer 3 may be covered by a lacquer intransparent to visible light. Such lacquer may include an epoxy resin, for example. In another embodiment, the lacquer may include polyurethane. In both embodiments, it may be preferred that a light blocking pigment may be added, such as Fe<sub>3</sub>O<sub>4</sub>, for example. Such lacquer may be applied to/on top of the spacer.

In another approach, where it is desired not to apply an additional layer or encapsulation to the spacer 3, the spacer 3 may be made from a material that is structurable by exposure to an irradiation other than in the visible spectrum, such as to x-rays, deep UV or infrared radiation, for example. An example for a material specifically being sensitive to x-rays is PMMA and to deep UV is SU8, each with a filler such as carbon black to block unwanted light, and optionally a filler such silica particles to achieve mould compound like properties such as for instance matching the coefficient of thermal expansion of the cured resist with the materials present in the substrate, for example Si, SiO<sub>2</sub>, SiN, metals. Hence, such x-ray sensitive resist may be applied to the entire top side 11 of the substrate 1, and subsequently may be structured by exposure to x-rays. After having built the spacer 3 in this way, there is no need for any additional protection against exposure to visible light in form of a lacquer or an encapsulation owed to the property of the spacer material that is transparent to x-rays but intransparent to visible and ultraviolet light at least after development and curing. Hence, the sensor device may be used as such without visible light causing damages in the electronic circuitry.

Spectral ranges may be defined according textbook knowledge. Specifically, irradiation in the infrared range may include wavelengths from 780 nm up to 1 mm, irradiation in the visible light range may include wavelengths from 380 nm up to 780 nm, irradiation in the ultraviolet range may include wavelengths from 1 nm to 380 nm, irradiation in the deep ultraviolet range may include wavelengths from 1 nm to 300nm, and x-ray irradiation may include wavelengths of less than 1 nm.

In conventional CMOS processing, the building of integrated structures may be finalized by applying a dielectric layer such as an oxide, a silicon oxide or a nitride layer to the substrate 1 which shall cover any

metal structures such as connectors or pads on the front side 11 of the substrate 1. In view of the spacer 3 being applied to the front side 11 of the substrate 1 such dielectric layer may be omitted during manufacture of the sensor chip.

In the present example, vias reaching through the substrate are preferably processed in subsequent steps. Such vias are manufactured by first etching holes into the substrate and filling these holes with electrically conductive material. For the reason that a high aspect ratio needs to be achieved for these holes conventional etching techniques may not be applicable. Special etching techniques such as anisotropic etching, which includes, for example deep reactive-ion etching (DRIE), may be applied for etching holes with such high aspect ratio. On the other hand, in such special etching techniques a diameter of the etched hole may strongly depend on its depth which depth may be equivalent to the thickness of the substrate. Approximately, the diameter evoked may be half of the depth of the hole. Silicon wafers from which the substrate for integrated circuits is formed typically exhibit a thickness of several hundred micrometers  $\mu\text{m}$ , for example 780  $\mu\text{m}$ . Given this thickness, the diameter of a hole etched through the entire substrate for building a through-silicon via is about 390  $\mu\text{m}$ . On the other hand, and again subject to the application, sensing elements may only cover small areas of a semiconductor chip such that even with additional circuitry included in such chip the overall chip surface may not exceed the order of few  $\text{mm}^2$ . It becomes apparent that a couple of silicon through vias would claim a major part of the surface of such a chip. As a result, the chip surface would need to be extended only because of the vias representing the largest structures on the chip. However, it is not preferred that any achievement in scaling down the sensing element and the circuitry is eaten up by the vias. As a result, it is preferred that prior to etching holes into the substrate

1, the thickness  $d_1$  of the substrate 1 may be reduced in order to achieve holes with a diameter smaller than the diameter of holes etched into a substrate / wafer having a standard thickness.

5 In the step represented by Figure 1e, the substrate 1 is thinned, e.g. by grinding, to a reduced thickness  $d_2$  less than 300  $\mu\text{m}$ , preferably less than 100  $\mu\text{m}$ , and in a very preferred embodiment less than 50  $\mu\text{m}$ . This means, that material from the substrate 1 is removed  
10 for reducing the thickness  $d_1$  of the substrate 1 down to the reduced thickness  $d_2$  in order to allow etching small size/diameter holes for realizing vias, a diameter of which holes depends on the thickness of the substrate 1. For example, by using an anisotropic etching technique  
15 for building holes reaching through the substrate 1 of 150  $\mu\text{m}$  thickness the diameter of such holes may be in the order of 75  $\mu\text{m}$ . In case the substrate 1 may be thinned down to at least 50  $\mu\text{m}$ , isotropic etching techniques may also be applied instead. As a result, multiple holes 14  
20 for vias 15 can be etched into the substrate 1 after the substrate 1 has been thinned to the reduced thickness  $d_2$  without claiming the entire space on the chip surface. For many sensor applications, at least four through-silicon vias are formed, two for power, and two for com-  
25 munication.

The functionality of the spacer 3 may now be two fold: First, for thinning the substrate 1 the present sensor chip may need to be flipped and sit on a support. In such position, with the spacer 3 facing the support  
30 the sensing element 2 is protected by the spacer 3 in that the sensing element 2 does not get in touch with the support. And second, the spacer 3 may additionally act as a stiffener to the present sensor chip for the reason that as a result of the thinning step the thickness of  
35 the substrate 1 may be reduced to levels at which the substrate 1 no longer forms a rigid element but rather represents a thin flexible element. In order to compen-

sate for the flexibility achieved as a by-product of the efforts of reducing the diameter of the through vias, the spacer 3 allows the sensor chip to form a rather rigid structure again and improves mechanical stability of the sensor chip and its handling.

A state of the sensor chip after etching holes 14 into the substrate 1 is shown in Figure 1f. The holes 14 preferably are etched into the substrate 1 from its back side 12. In a final step, the holes 14 are filled with conducting material such as Cu, polySi, Si, or others for implementing the various vias 15. In this context, a via 15 is understood as a conducting element reaching through the substrate 1. Conductors 17 provided at the back side 12 of the substrate 1 may connect the vias 15 to contact pads 16 provided elsewhere on the back side 12 of the substrate 1. In this respect, the back side 12 of the substrate 1 may be understood as a redistribution layer which allows for finally arranging solder balls 18 on the contact pads 16 with a sufficient distance from each other, such as shown in Figure 1g. The conductors 17 of such redistribution layer may be formed on the substrate 1 at the very beginning of the process, for example, after the step illustrated in Figure 1b. In another embodiment, where feasible in terms of space, some or all ends of the vias 15 at the back side 12 of the substrate 1 may form or especially be formed as contact pads 16. During etching and filling the holes 14, the sensor chip may be flipped and be seated on its spacer 3 which again protects the sensing element 2 and the other integrated structures during manufacturing. As a result, no other carrier is needed during building the through-silicon vias 15.

For the present embodiment of a manufacturing process it is advantageous that the material used for the spacer 3 may show a high temperature stability and may be insensitive to treatments used during building the through-silicon vias 15 for the reason that the spacer 3

may be exposed to high temperatures and such treatments during building the through-silicon vias 15.

In an advantageous embodiment, the spacer 3 may comprise a membrane being arranged distant from the sensing element 2 for covering the opening 31. An example of such membrane 51 is shown in Figure 2e. Such membrane 51 may be a polymer layer, be bonded to the spacer 3, and be provided as temporary protection during manufacturing, or, alternatively, as a permanent cover provided it allows sufficient access to the sensing element 2.

The sensor chip according to Figure 1g represents a sensor chip according to an embodiment of the present invention. Such sensor chip can now be mounted to a circuit board with its back side 11 facing the circuit board. For such mounting, the sensor chip may be pressed with its solder bumps 18 against the circuit board, which in one embodiment may be a printed circuit board, in order to establish an electrical connection between the contact pads 16 of the sensor chip and contact pads of the circuit board. The solder bumps 18 may be hardened or otherwise treated such that a reliable electrical connection is established. In addition, the sensor chip may be mechanically fixed to the circuit board, for example by means of an adhesive at the back side 12 of the sensor chip, or by other means.

As a result, the front side 11 of the sensor chip, and in particular its sensing element 2, faces the environment. In such arrangement, the circuit board can be shielded from the measuring environment, for instance by means of an additional housing which may be sealed against the spacer 3. The spacer continues to provide protection to the sensing element 2 also during operation of the sensor chip. At the same time, the sensing element 2 is sufficiently exposed to the measurement environment. There are no elements preventing access to the sensing element 2 as are when the sensor chip would be flip chip mounted to the circuit board. Any sensor signal from the

sensing element or signals derived from such sensor signal now can be transmitted to the circuitry on the circuit board via the connectors 13 and the vias 15.

As such, the vias 15 represent an electrical connection between the front side 11 of the substrate 1 and its back side 12 and in particular may help to connect conductors 13 at the front side 11 of the substrate 1 with contact pads 16 on its back side. The sensor element 2 may be directly connected to the conductors 13 or via other circuitry. In case the substrate 1 is embodied as a silicon substrate, the vias 15 may be named through-silicon vias.

The present order of manufacturing steps is advantageous in view of different aspects: In the first steps according to the Figures 1a to 1c, standard semiconductor chip manufacturing processes may be applied. As mentioned above, the spacer 3 may be applied as protector during manufacturing of the vias 15. However, the spacer 3 may already perform a protecting function earlier in the process during a possible thinning of the substrate 1. In this context, it is beneficial that the spacer 3 is already attached to the substrate 1 prior to thinning the substrate 1 to its reduced thickness d2.

Still, any manufacturing steps may take a different order than listed in the claims. For example, the sensing element 2 may be arranged at the substrate 1 after the spacer 3 has been arranged at the substrate 1 provided that the technology for arranging the sensing element 2 is not prevented by the already arranged spacer 3. Provided handling allows, the spacer 3 may be arranged at the substrate 1 only for processing steps such as testing the sensor chip as will be explained in more detail with respect to Figure 2. Provided handling allows, the vias 15 may be built first, and the circuitry/conductors 13 and the sensing element 2 may also be formed in a later step.

In another embodiment of manufacturing a sensor chip, the circuitry and the sensitive element 2 are integrated into the substrate 1 at the very beginning according to Figures 1a to 1c. In a next step, the thickness d1 of the substrate 1 is reduced, for example by means of thinning its back side 12 according to Figure 1e, however, without the spacer 3 already being applied. In a next step, the through-silicon vias 15 are built according to Figures 1f and 1g, again without the spacer 3 being applied to the substrate 1. After having formed the through-silicon vias 15 in the substrate 1, the spacer 3 is arranged according to Figure 1d, and solder bumps 18 are attached to the contact pads 16 such that a sensor chip according to Figure 1g is produced. Such processing is advantageous if the material used for the spacer 3 may show only low temperature stability and/or sensitivity to treatments used during forming the through-silicon vias 15. However, it may be preferred that during the processing of the through-silicon vias 15 a carrier may be applied for supporting the thinned substrate 1 and protecting it from being damaged.

FIG. 2a - 2l schematically show different states of sensor chip processing on wafer scale, in a longitudinal cut each, according to an embodiment of the present invention. In Figure 2l a resulting sensor chip arranged on a circuit board is illustrated according to an embodiment of the present invention.

In Figure 2a, instead of a single substrate from which an individual sensor chip may be built, an entire wafer 4 is provided which wafer 4 constitutes a substrate for multiple sensor chips to be built from. In the present example, the sensor chips are separated from each other into individual elements at the very end of the manufacturing process, as will be explained later. During the entire processing the wafer 4 forms a common substrate for all the sensor chips to be built. Other than that and except for the omitted thinning step - may it be

for the reason that the wafer 4 already is prepared to the required thickness or that the wafer 4 can be used in its original thickness, the initial manufacturing steps are the same as illustrated in Figure 1.

5           The wafer 4 is provided with a front side 11, a back side 12, and a height/depth/vertical extension/thickness  $d_1$ . A length of the wafer 4 and also its width, of course, exceed the length  $x_1$  and the width  $y_1$  of the individual substrate 1 as used according to Figure 10 1a. Circuitry including conductors 13 and possibly other electronic components are integrated into the wafer 4 by means of CMOS processing, see Figure 2b, now for multiple sensor chips to be built. In the step illustrated in Figure 2c, an array of sensing elements 2 is formed on or in 15 the wafer 4. Again, such sensing elements 2 can be built by the same processing steps the circuitry is built from, and, for example, such sensing elements 2 may include polymer layers receptive to humidity in the present example such that the sensor chip represents a humidity sensor for measuring a relative humidity of the environment. 20

The sensing elements 2 may alternatively be deposited on the wafer 4 in form of a film covering the entire wafer and be structured to finally form the individual sensing elements 2 as shown in Figure 2c.

25           Corresponding to the step shown in Figure 1d, the spacers are applied to the substrate 1 subsequently. Applying/arranging the spacers 3 to/at the wafer 4 may include providing multiple spacers 3 in form of a plate 5. A shown in Figure 2d, such plate 5 may be a plate 5 of 30 a dry resist, for example, or other suitable material where openings 31 for accessing the sensing elements 2 are already prefabricated, or where subsequent to applying the plate 2 to the front side 11 of the wafer 4 such openings 31 are fabricated. In this context, it may be 35 beneficial that the entire plate 5 has a length and width equivalent to the length and width of the wafer 4. The plate 5 specifically may be made from one of silicon,

silicon and a silicon-oxide coating, silicon and a solderable coating, ceramic, ceramic and a silicon-oxide coating, ceramic and a solderable coating, glass, glass and a silicon-oxide coating, glass and a solderable coating, metal, metal and a solderable coating, and a polymer. Alternatively, applying/arranging the spacers 3 to/at the wafer 4 may include building multiple spacers 3 in form of layers deposited on the wafer 4. Alternatively, applying/arranging the spacers 3 to/at the wafer 4 may include building multiple spacers 3 by moulding or casting material onto the wafer 4. For this purpose, the wafer 4 is placed in a mould comprising inserts for building access openings to the sensing elements 2. The mould is filled with the cast material and the cast material is hardened for building a cast.

Again, in another embodiment, in case the spacers 3 are made from a photostructurable material such as a dry resist, it is preferred to apply another layer of opaque material on top of the spacers 3. Such opaque material which shall be intransparent to visible light may protect the electronic circuitries in the wafer 4 from any light induced transformation. Applying such layer may preferably be performed prior to cutting the wafer into individual sensor chips.

Such opaque material may especially be a mould compound applied to/on top of the spacers 3 by way of transfer-moulding. Such mould compound, also referred to as encapsulation, preferably includes epoxy material. The wafer 4 may be arranged in a mould with inward facing protrusions of the mould resting on the spacers 3 and forming access openings in the encapsulation towards the sensing elements 2. The mould is filled with the encapsulation material and the encapsulation material is hardened for building the encapsulation. Such encapsulation not necessarily needs to encapsulate the entire chip but may only represent a layer of mould compound arranged on the spacers 3.

In another embodiment, the photosensitive spacers 3 may be covered by a lacquer intransparent to visible light. Such lacquer may include an epoxy resin, for example. In another embodiment, the lacquer may include polyurethane. In both embodiments, it may be preferred that a light blocking pigment may be added, such as Fe<sub>3</sub>O<sub>4</sub>, for example. Such lacquer may be applied to/on top of the entirety of spacers 3 prior to cutting the wafer 4 into individual sensor chips. A deposition of the lacquer may be performed immediately after the spacers 3 are built. Or, the lacquer may be applied to the spacers 3 at any time after the spacers 3 are built allowing any other manufacturing steps in between. The lacquer may be applied even after separating the sensor chips from the wafer 4.

In another approach, the spacers 3 may be made from a material that is structurable by exposure to an irradiation other than in the visible spectrum, such as to x-rays, deep UV or infrared radiation, for example. An example for a material specifically being sensitive to x-rays is PMMA, and to deep UV is SU8, each with a filler such as carbon black to block unwanted light, and optionally a filler such silica particles to achieve mould compound like properties such as for instance matching the coefficient of thermal expansion of the cured resist with the materials present in the substrate, for example Si, SiO<sub>2</sub>, SiN, metals. Hence, such x-ray sensitive resist may be applied to the entire top side 11 of the wafer 4, which resist may subsequently be structured by an exposure to x-rays.

According to Figure 2e, a membrane layer 51 is deposited on the spacer plate 5 / the spacers 3, for example by bonding, and forms part of the final spacers 3. The membrane layer 51, which may be embodied as a polymer layer, covers the openings 31, protects the sensing elements 2, is arranged distant from the sensing elements 2, and provides sufficient access for the medium to

be measured. In the step represented by Figure 2f, from the back side 12 of the wafer 4 the holes 14 are etched for all the sensor chips, advantageously by deep reactive-ion etching. For this reason, the wafer arrangement is flipped and sits by means of its membrane layer 51 on a support not shown. In the step corresponding to Figure 2g, all the holes 14 are filled with conductive material in order to build vias 15 reaching through the entire reduced thickness d2 of the wafer 4 in order to connect the conductors 13 of each sensor chip to its contact pads 16 on the back side 12, again, which contact pads 16 may be arranged offset from the associated via 15 as shown in Figure 2g, or may be arranged in a line the associated vias 15 at the backside 12 of the wafer 4, or may be arranged in any mix of a contact pads arrangement.

In a subsequent step of processing the sensor chips, the wafer arrangement remains in its flipped state and is seated onto a chuck 6 with its membrane layer 51 facing the chuck 6 for the purpose of testing the sensor chips, see Figure 2h. In both scenarios, electrical connections are established to the contact pads 16 now being easily accessible. A probe head 7 comprising electrodes 71 is arranged on top of the back side 12 of the wafer 4 and the electrodes 71 are brought into contact with the contact pads 16. Now, test routines may be executed, wherein the sensing elements 2 are protected by the spacers which avoid the sensing elements 2 being in direct contact with the chuck 6.

Advantageously, during test the wafer arrangement may be exposed to a medium evoking sensor responses that can be measured by means of the electrodes 71. For example, in case the sensor chips are implemented as humidity sensors, then, humid air may be supplied to the sensing elements 2 on the wafer 4. In the arrangement according to Figure 2h such medium advantageously is guided through openings in the chuck 6 - which are not

explicitly shown in Figure 2h - for accessing the sensing elements 2 facing the chuck 6.

According to Figure 2i, the wafer 4 may be cut, for example along the dotted line, in order to separate the sensor chips from each other. The resulting individual sensor chips may be arranged on a foil 8, and possibly glued thereto for transporting purposes only. Prior to separating the individual sensor chips, solder bumps may be applied to some or all the contact pads 16 on the back side 12 of the wafer 4 in order to prepare a mounting of the individual sensor chips to their destinations such as circuit boards.

Such foil 8 with multiple sensor chips thereon may be supplied to an automatic assembly 9 as schematically illustrated in Figure 2l. A picker 91 picks an individual sensor chip at its spacer 3 and places such sensor chip onto its final destination which in the present example is a circuit board 10. During the assembly / packaging process, the sensing element 2 as well as the entire sensor chip is protected by means of the spacer 3 which acts as a preferred contact surface for the picker 91.

Accordingly, the sensor chip is mounted with its back side onto the circuit board 10 whereas its front side including the sensing element 2 and the spacer 3 are directed away from the circuit board 10.

Any aspect with respect to the order of manufacturing steps explained in connection with an individual sensor chip according to Figure 1 holds for the wafer level manufacturing according to Figure 2, too. Any such variants introduced before may be introduced with respect to the wafer level manufacturing, too. In other variants, after each of the manufacturing steps on the wafer level, it may be switched to subsequent manufacturing on the individual sensor chip level by cutting the wafer 4 and any other overlapping structures.

In preferred embodiments, the sensor chip is used as one of a humidity sensor, a liquid flow sensor, a gas flow sensor, a pressure sensor, an infrared sensor and a chemical sensor. Corresponding sensing elements are  
5 provided for each of the applications.

While there are shown and described presently preferred embodiments of the invention, it is to be distinctly understood that the invention is not limited thereto but may be otherwise variously embodied and prac-  
10 ticed within the scope of the following claims.

Claims

1. Sensor chip, comprising  
5 a substrate (1) with a front side (11) and a back side (12),  
a sensing element (2) and conductors (13) arranged at the front side (11),  
contact pads (16) arranged at the back side  
10 (12),  
vias (15) extending through the substrate (1) between the front side (11) and the back side (12) for electrically connecting the conductors (13) to the contact pads (16), and  
15 a spacer (3) arranged at the front side (11) for protecting the sensing element (2).
2. Sensor chip according to claim 1, wherein the spacer (3) is made of one of a resist, a cast, semiconductor, ceramic, metal, dielectric material, glass.
- 20 3. Sensor chip according to claim 1 or claim 2, wherein the spacer (3) extends around the sensing element (2).
4. Sensor chip according to any one of the preceding claims, wherein the spacer (3) comprises a membrane covering an opening (31) in the spacer (3) for  
25 granting access to the sensing element (2) which membrane is disposed at a distance from the sensing element (2).
5. Sensor chip according to any one of the preceding claims, wherein a thickness (h1) of the spacer  
30 (3) is more than 100  $\mu\text{m}$ , and preferably is between 150 and 250  $\mu\text{m}$ .
6. Sensor chip according to any one of the preceding claims, comprising circuitry arranged at the front side (11) of the substrate (1) at least a part of  
35 which circuitry is covered by the spacer (3).
7. Sensor chip according to claim 2, wherein the spacer (3) is made of a resist sensitive to an irra-

diation other than in the visible spectrum and intransparent to an irradiation in the visible and/or ultraviolet spectrum at least after being developed and cured.

8. Sensor chip according to claim 2, wherein  
5 at least a part of the spacer (3) is covered by one of a lacquer and an encapsulation intransparent to an irradiation in the visible and/or ultraviolet spectrum.

9. Use of a sensor chip according to any one of the preceding claims as one of a humidity sensor, a  
10 liquid flow sensor, a gas flow sensor, a pressure sensor, an infrared sensor and a chemical sensor.

10. Method for manufacturing a sensor chip, comprising the steps of  
providing a substrate (1) with a front side  
15 (11) and a back side (12),  
arranging a sensing element (2) at the front side (11),  
arranging a spacer (3) at the front side (11),  
20 etching holes (14) into the substrate (1),  
and  
filling the holes (14) with a conducting material for building vias (15) extending through the substrate (1) between the front side (11) and the back side  
25 (12).

11. Method according to claim 10, wherein the holes (14) are etched by anisotropic etching from the backside (12) of the substrate (1).

12. Method according to claim 10 or claim 11,  
30 wherein the sensor chip is arranged on a chuck (6) with the spacer (3) facing the chuck (6) for electrically contacting contact pads (16) arranged at the back side (12) with electrodes (71).

13. Method according to claim 12, wherein the  
35 sensor chip is tested while being arranged on the chuck (6).

14. Method according to any one of the preceding claims 10 to 13, wherein a picker (91) of an automatic assembly (9) engages with the spacer (3) of the sensor chip for placing the sensor chip on a circuit board (10).

15. Method according to any one of the preceding claims 10 to 14, wherein the spacer (3) is arranged at the front side (11) after the vias (15) are built.

16. Method according to any one of the preceding claims 10 to 14, wherein the spacer (3) is arranged at the front side (11) prior to etching the holes (14).

17. Method according to any one of the preceding claims 10 to 16, wherein one of a lacquer and a mould compound is arranged on at least a part of the spacer (3).

18. Method according to any one of the preceding claims 10 to 17, wherein the substrate (1) is provided in form of a wafer (4) for building multiple sensor chips from, and

wherein sensing elements (2) and conductors (13) for multiple sensor chips are arranged at the front side (11) of the wafer (4),

25 wherein multiple spacers (3) for multiple sensor chips are arranged at the front side (11) of the wafer (4),

wherein the step of etching holes (14) through the wafer (4) and filling the holes (14) for building vias (15) for multiple sensor chips is applied prior to or after the spacers (3) are arranged at the wafer (4), and

wherein the previous four steps are implemented prior to separating the wafer (4) into multiple sensor chips.

19. Method according to claim 18, wherein at least a part of each spacer (3) is covered by one of a

lacquer and an encapsulation intransparent to an irradiation in the visible and/or ultraviolet spectrum which step is implemented prior to separating the wafer (4) into multiple sensor chips.

- 5                   20. Method according to claim 18 or claim 19, wherein a membrane layer (51) is applied onto the spacers (3).




FIG. 1a




FIG. 1d




FIG. 1b




FIG. 1e




FIG. 1f




FIG. 1c












FIG. 1g






FIG. 2i




FIG. 2k




FIG. 2l

INTERNATIONAL SEARCH REPORT

International application No  
PCT/CH2012/000019

A. CLASSIFICATION OF SUBJECT MATTER  
INV. B81B7/00  
ADD.  
According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED  
Minimum documentation searched (classification system followed by classification symbols)  
B81B B81C

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)  
EPO-Internal, WPI Data

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	WO 01/56920 A2 (MOTOROLA INC [US]) 9 August 2001 (2001-08-09)	1-5, 9-16,18, 20
Y	abstract figures 3-5 page 1, line 13 - line 21 page 3, line 33 - page 8, line 21	7,8,17, 19
Y	EP 2 154 713 A1 (SENSIRION AG [CH]) 17 February 2010 (2010-02-17) abstract figures 1-6 paragraph [0014] - paragraph [0030]	7,8,17, 19
	----- -/--	

Further documents are listed in the continuation of Box C.

See patent family annex.

\* Special categories of cited documents :

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search  13 June 2012	Date of mailing of the international search report  19/06/2012
---	--

Name and mailing address of the ISA/ European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Fax: (+31-70) 340-3016	Authorized officer  Guidoin, M
--	--------------------------------------

## INTERNATIONAL SEARCH REPORT

International application No  
PCT/CH2012/000019

C(Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2008/315230 A1 (MURAYAMA KEI [JP]) 25 December 2008 (2008-12-25)  abstract figures 2-6 paragraph [0042] - paragraph [0083] -----	1-6, 9-16,18, 20
X	US 6 528 875 B1 (GLENN THOMAS P [US] ET AL) 4 March 2003 (2003-03-04)  abstract figure 1 column 2, line 48 - column 3, line 34 column 4, line 39 - column 5, line 48 -----	1-6,9, 10, 12-16, 18,20
X	US 2008/283991 A1 (REINERT WOLFGANG [DE]) 20 November 2008 (2008-11-20)  abstract figures 1-3 paragraphs [0009], [0015], [0033], [0036] - [0038], [0052] - [0072] -----	1-6, 9-16,18, 20
X	WO 2005/102911 A1 (ANALOG DEVICES INC [US]; HARNEY KIERAN P [US]; FELTON LAWRENCE E [US];) 3 November 2005 (2005-11-03) abstract figures 4-6 page 11, line 3 - page 13, line 2 page 6, line 16 - line 19 -----	1-6,9, 10, 12-16, 18,20

# INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No PCT/CH2012/000019
---

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
WO 0156920	A2	09-08-2001	AU 3470001 A 14-08-2001
			US 6384353 B1 07-05-2002
			WO 0156920 A2 09-08-2001
-----			
EP 2154713	A1	17-02-2010	CN 101667548 A 10-03-2010
			EP 2154713 A1 17-02-2010
			EP 2154714 A2 17-02-2010
			JP 2010050452 A 04-03-2010
			US 2010035373 A1 11-02-2010
			US 2010117185 A1 13-05-2010
-----			
US 2008315230	A1	25-12-2008	EP 2017888 A2 21-01-2009
			JP 2009004507 A 08-01-2009
			US 2008315230 A1 25-12-2008
-----			
US 6528875	B1	04-03-2003	NONE
-----			
US 2008283991	A1	20-11-2008	DE 102008025599 A1 22-01-2009
			US 2008283991 A1 20-11-2008
-----			
WO 2005102911	A1	03-11-2005	CN 1953933 A 25-04-2007
			EP 1737786 A1 03-01-2007
			JP 4732445 B2 27-07-2011
			JP 2007532338 A 15-11-2007
			WO 2005102911 A1 03-11-2005
-----			