

(21) Application No 8906183.2

(22) Date of filing 17.03.1989

(30) Priority data

(31) 63064131	(32) 17.03.1988	(33) JP
63189808	29.07.1988	
63194352	05.08.1988	
63194353	05.08.1988	
63194354	05.08.1988	
63194355	05.08.1988	
63194356	05.08.1988	
63242216	29.09.1988	

(51) INT CL⁴
H04N 7/13

(52) UK CL (Edition J)
H4F FD1B1 FD12X FD3 FD30H FD30K FD30T1
FD30T2 FD30T3 FD30X FRX

(56) Documents cited
EP 0186444 A2 EP 0185533 A2 EP 0156602 A1

(58) Field of search
UK CL (Edition J) H4F FRM FRW FRX
INT CL⁴ H04N

(71) Applicant
Canon Kabushiki Kaisha

(Incorporated in Japan)

30-2 3-chome, Shimomaruko, Ohta-ku, Tokyo,
Japan

(74) Agent and/or Address for Service
Beresford & Co
2-5 Warwick Court, High Holborn, London,
WC1R 5DJ, United Kingdom

(72) Inventors
Nobuhiro Hoshi
Hisashi Ishikawa
Yoshiki Ishii
Toshihiro Yagisawa
Akio Fujii

(54) Image information signal transmission apparatus

(57) An input image information signal consisting of sampled data is divided into a plurality of blocks at 12 each consisting of a predetermined number of sample data, at least two types of reference value data associated with the dynamic range of sample data of each block is formed 13, 14 (e.g. minimum and maximum) the sample data of each block is coded 16 by using the reference value data to form a plurality of first coded data in units of blocks, the plurality of first coded data are vector-quantized 19 to form second coded data in units of blocks, and transmission data is formed by using as a transmission unit the reference data and the second coded data formed in units of blocks. The image information signal can be transmitted in a small information volume without degrading the image information signal. The input image information may be an NTSC signal. The system may be movement responsive.

FIG. 1




FIG. 1




FIG. 2




FIG. 3



FIG. 4




FIG. 5




FIG. 7




FIG. 6




FIG. 8




FIG. 9




FIG. 10




FIG. 11





FIG. 12







FIG. 15




FIG. 16A




FIG. 16B




FIG. 17A




FIG. 17B




FIG. 18




FIG. 18

FIG. 19




FIG. 21




FIG. 22





FIG. 23






FIG. 24A




FIG. 24B




FIG. 27A




FIG. 27B

FIG. 25





FIG. 26



b
c
d
e

FIG. 28




FIG. 29




FIG. 30





FIG. 31



TO EACH CIRCUIT

FIG. 32





FIG. 33



TO EACH
CIRCUIT

3. 2. 1.

FIG. 34




FIG. 37A

MAX	MIN	VQ
-----	-----	----

FIG. 37B

MIN	MAX	VQ
-----	-----	----


FIG. 37C

SYNC	MAX	MIN	VQ
------	-----	-----	----

FIG. 37D

SYNC	MIN	MAX	VQ
------	-----	-----	----

FIG. 35



b a

FIG. 36




FIG. 38




FIG. 38

FIG. 39




FIG. 40





FIG. 41



1 TITLE OF THE INVENTION:

Image Information Signal Transmission Apparatus

BACKGROUND OF THE INVENTION:

Field of the Invention

5 The present invention relates to an image information signal transmission apparatus for transmitting an image information signal.

Related Background Art

A conventional method of reducing a sampling
10 frequency and another conventional method of reducing the number of average bits of sample data per sample are known as methods of reducing a transmission bandwidth of an image information signal such as a television (TV) signal. According to the former
15 method, a subsampling point obtained by reducing the number of samples into 1/2 by subsampling and a flag representing a position of another subsampling point used in interpolation (this flag is a positional information data representing that sample data of any
20 one of the four adjacent subsampling points with respect to an interpolation point is used) are transmitted.

According to one of the examples of the latter
method, a one-field image is divided into small blocks,
25 and sample data within each block is encoded. This method is known as a block coding method. According to the block coding method, for example, a difference

1 between the minimum (MIN) and maximum (MAX) values of
the sample data within any block is quantized linearly
or nonlinearly, and index data which represents a
quantization level to which the quantized value belongs
5 in units of samples is transmitted, and the MAX and MIN
value data are transmitted as scale components.

According to this conventional block coding
method, sample data within each block is coded in
correspondence with its dynamic range. For example, if
10 sample data having an extremely large level difference
is present in the block, or sample data representing a
boundary between the images is present in the block,
i.e., if a sample data distribution is greatly
different from a preset distribution, the decoded image
15 information signal is greatly degraded.

When the dynamic range of the sample data within
the block is quantized to suppress the degradation of
the image during decoding, the number of quantization
levels or the number of quantization bits can be
20 increased. However, the volume of transmission
information is increased, and a good data compression
effect cannot be expected.

SUMMARY OF THE INVENTION:

It is an object of the present invention to
25 provide an image information signal transmission
apparatus capable of solving the conventional problems
described above.

1 It is another object of the present invention to
provide an image information signal transmission
apparatus capable of transmitting the image information
signal in a small volume of information.

5 In order to achieve the above objects according to
an aspect of the present invention, there is provided
an image information signal transmission apparatus
comprising:

 blocking means for inputting an image information
10 signal in which one frame is constituted by a plurality
of sample data and for forming a plurality of blocks
each consisting of a predetermined number of sample
data;

 reference value data forming means for forming at
15 least two types of reference value data associated with
a dynamic range of the sample data within each block in
units of blocks formed by the blocking means;

 first coding means for coding the sample data
within each block by using the reference value data
20 formed by the reference value data forming means and
for forming a plurality of first coded data in units of
blocks;

 second coding means for vector-quantizing the
plurality of coded data formed by the first coding
25 means and for forming second coded data in units of
blocks; and

1 transmission data forming means for forming
transmission data by using as a transmission unit the
reference value data formed by the reference value data
forming means in units of blocks and the second coded
5 data formed by the second coding means in units of
blocks.

It is still another object of the present
invention to provide an image information signal
transmission apparatus capable of transmitting the
10 image information signal in a small volume of
information without degrading the image information
signal.

In order to achieve this object according to
another aspect of the present invention, there is
15 provided an image information signal transmission
apparatus comprising:

blocking means for inputting an image information
signal in which one frame is constituted by a plurality
of sample data and for forming a plurality of blocks
20 each consisting of a predetermined number of sample
data;

reference value data forming means for forming at
least two types of reference value data associated with
a dynamic range of the sample data within each block in
25 units of blocks formed by the blocking means;

first coding means for coding the sample data
within each block by using the reference value data

1 formed by the reference value data forming means and
for forming a plurality of first coded data in units of
blocks;

2 second coding means for vector-quantizing the
5 plurality of coded data formed by the first coding
means in units of blocks and for forming second coded
data in units of blocks;

control means for controlling a formation
operation of the second coding means for forming the
10 second coded data in accordance with a state of each
block formed by the blocking means; and

transmission data forming means for forming
transmission data by using as a transmission unit the
reference value data formed by the reference value data
15 forming means in units of blocks and the second coded
data formed by the second coding means in units of
blocks.

The above and other objects, features, and
advantages of the present invention will be apparent
20 from the detailed description of preferred embodiments
in conjunction with the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS:

Fig. 1 is a block diagram showing an arrangement
of a transmission system in an image information signal
25 transmission apparatus according to a first embodiment
of the present invention;

1 Fig. 2 is a view for explaining blocking of sample
points of a frame;

 Fig. 3 is a view showing a format of a
transmission data series formed by the transmission
5 system in the image information signal transmission
apparatus shown in Fig. 1;

 Fig. 4 is a block diagram showing an arrangement
of a reception system corresponding to the transmission
system in the image information signal transmission
10 apparatus shown in Fig. 1;

 Fig. 5 is a view showing a normalization system;

 Fig. 6 is a block diagram showing an arrangement
of a transmission system in an image information signal
transmission apparatus according to a second embodiment
15 of the present invention;

 Fig. 7 is a view for explaining a normalization
system in the second embodiment;

 Fig. 8 is a flow chart for explaining a
transmission operation of the transmission system in
20 the image information signal transmission apparatus
shown in Fig. 6;

 Fig. 9 is a block diagram showing an arrangement
of a reception system corresponding to the transmission
system in the image information signal transmission
25 apparatus shown in Fig. 6;

 Fig. 10 is a flow chart for explaining a reception
operation of the reception system in the reception

1 system in the image information signal transmission
apparatus shown in Fig. 9;

Fig. 11 is a block diagram showing an arrangement
of a vector quantization circuit for performing
5 two-dimensional vector quantization according to a
modification of the second embodiment;

Fig. 12 is a block diagram showing an arrangement
of a transmission system in an image information signal
transmission apparatus according to a third embodiment
10 of the present invention;

Fig. 13 is a view for explaining blocking of
sample points of a frame;

Fig. 14 is a view showing assignment of sample
data $D_{i,j}$ in each block;

15 Fig. 15 is a block showing an arrangement of a
decision circuit in Fig. 12;

Figs. 16A and 16B show combinations in vector
quantization every two samples in a block consisting of
16 sample points, in which Fig. 16A shows a
20 combination in the horizontal direction, and Fig. 16 B
shows a combination in the vertical direction;

Figs. 17A and 17B show formats of transmission
data series formed from the transmission system in the
image information signal transmission apparatus shown
- 25 in Fig. 12, in which Fig. 17A shows a format in which
the samples in vector quantization are combined in the
horizontal direction, and Fig. 17B shows a format in

1 which the samples in vector quantization are combined
in the vertical direction;

Fig. 18 is a block diagram showing a reception
system corresponding to the transmission system in the
5 image information signal transmission apparatus shown
in Fig. 12;

Fig. 19 is a block diagram showing a modification
of the decision circuit shown in Fig. 12;

Fig. 20 is a block diagram showing an arrangement
10 of a transmission system in an image information signal
transmission apparatus according to a fourth embodiment
of the present invention;

Fig. 21 is a view showing a state in which a block
of sample points on the screen is divided into small
15 blocks;

Fig. 22 is a block diagram showing an arrangement
of a decision circuit shown in Fig. 20;

Fig. 23 is a view showing a combination of sample
points in vector quantization of every two samples when
20 the block consisting of 16 sample points is divided
into small blocks each having four sample points;

Figs. 24A and 24B show formats of transmission
data series formed by the transmission system in the
image information signal transmission apparatus shown
25 in Fig. 20, in which Fig. 24A shows a case wherein a
change in direction selection is present in at least
one small block in a given block of the first or

1 previous frame in image sample data transmission
processing, and Fig. 24B is a case in which no change
in all small blocks occurs;

5 Fig. 25 is a block diagram showing a reception
system corresponding to the transmission system in the
image information signal transmission apparatus shown
in Fig. 20;

10 Fig. 26 is a block diagram showing an arrangement
of a transmission system in an image information signal
transmission apparatus according to a modification of
the fourth embodiment shown in Fig. 20;

15 Figs. 27A, 27B are view showing a format of a
transmission data series formed by the transmission
system in the image information signal transmission
apparatus shown in Fig. 26;

Fig. 28 is a block diagram showing an arrangement
of a reception system corresponding to the transmission
system in the image information signal transmission
apparatus shown in Fig. 26;

20 Fig. 29 is a block diagram showing an arrangement
of a transmission system in an image information signal
transmission apparatus according a fifth embodiment of
the present invention;

25 Fig. 30 is a block diagram showing an arrangement
of a reception system corresponding to the transmission
system in the image information signal transmission
apparatus shown in Fig. 29;

1 Fig. 31 is a block diagram showing an arrangement
of a transmission system in an image information signal
transmission apparatus according to a modification of
the fifth embodiment shown in Fig. 29;

5 Fig. 32 is a block diagram showing an arrangement
of a reception system corresponding to the transmission
system in the image information signal transmission
apparatus shown in Fig. 31;

 Fig. 33 is a block diagram showing an arrangement
10 of a transmission system in an image information signal
transmission apparatus according to a sixth embodiment
of the present invention;

 Fig. 34 is a view showing code book selection by
dynamic range value data D in two-dimensional
15 quantization;

 Fig. 35 is a block diagram showing an arrangement
of a reception system corresponding to the transmission
system in the image information signal transmission
apparatus shown in Fig. 34;

20 Fig. 36 is a block diagram showing an arrangement
of a transmission system in an image information signal
transmission apparatus according to a seventh
embodiment of the present invention;

 Figs. 37A to 37D are views showing a format of a
25 transmission data series formed by the transmission
system in the image information signal transmission
apparatus shown in Fig. 36;

1 Fig. 38 is a block diagram showing a reception
system corresponding to the transmission system in the
image information signal transmission apparatus shown
in Fig. 36;

5 Fig. 39 is a block diagram showing an arrangement
of a transmission system in an image information signal
transmission apparatus according to an eighth
embodiment of the present invention;

 Fig. 40 is a block diagram showing an arrangement
10 of a decision circuit in Fig. 39; and

 Fig. 41 is a block diagram showing an arrangement
of a reception system corresponding to the transmission
system in the image information signal transmission
apparatus shown in Fig. 39.

15 DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS:

 The present invention will be described in detail
with reference to preferred embodiments.

 Fig. 1 is a block diagram showing an arrangement
of a transmission system in an image information signal
20 transmission apparatus according to a first embodiment
of the present invention. An input terminal 10
receives an image signal. The image signal used in
this embodiment is a television (TV) signal complying
with an NTSC scheme. The NTSC TV signal is input to
25 the input terminal 10. An A/D converter 11 samples the
TV signal input to the input terminal 10 at a sampling
frequency four times a subcarrier frequency f_{SC} and

1 forms sampling data (8 bits/sample). A blocking
circuit 12 sequentially receives the sample data in
units of horizontal scanning lines and stores them in a
temporary memory. The blocking circuit 12 reads out
5 the sample data from the temporary memory in an order
different from the read order, thereby converting the
scanning order of each block in units of horizontal
scanning lines. In this embodiment, in the blocking
circuit 12, each block consists of four samples in the
10 horizontal direction and four lines in the vertical
direction, as shown in Fig. 2. The blocking circuit 12
changes an order of the sample points represented by
circles and input in a scanning order represented by
the solid line in accordance with an order represented
15 by numbers given to the sample points.

The sample data series (DT) reordered by the
blocking circuit 12 is supplied to a MAX (maximum)
value detection circuit 13, a MIN (minimum) value
detection circuit 14, and a delay circuit 15.

20 Of all input sample data, the MIN value detection
circuit 14 detects sample data representing a minimum
value (MIN) and outputs the detected sample data. Of
all the input sample data, the MAX value detection
- circuit 13 detects sample data representing a maximum
25 value (MAX) and outputs the detected data.

The delay circuit 15 delays the sample data by a
time required to cause the MAX and MIN value detection

1 circuits 13 and 14 to detect the MAX and MIN values.
The timings of the sample data DT input from the
blocking circuit 12 to a conversion circuit 16, the MIN
data output from the MIN value detection circuit 14,
5 and the MAX data output from the MAX value detection
circuit 13 are adjusted by the delay circuit 15.

The MIN and MAX data output from the MIN and MAX
value detection circuits 14 and 13 are input to the
conversion circuit 16.

10 The conversion circuit 16 also receives the sample
data DT delayed by the delay circuit 15 and quantizes
DR (= MAX - MIN) on the basis of the MAX and MIN data
and outputs index data ID representing a quantization
level to which the data DT belongs. The conversion
15 operation will be described in detail later. The MIN
and MAX data output from the MIN and MAX value
detection circuits 14 and 13 are input to delay
circuits 18 and 17, respectively. The delay circuits
17 and 18 serve as circuits for adjusting the timings
20 between the index data ID output from the conversion
circuit 16 and the MIN data output from the MIN value
detection circuit 14 and between the index data ID and
the MAX data output from the MAX value detection
circuit 13.

25 Since a dynamic range DR of one-block sample data
DT is divided into 32 levels (corresponding to five
bits), the conversion circuit 16 of this embodiment can

1 output 5-bit index data ID representing a dynamic range
DR level to which each sample data DT belongs.

The 5-bit index data ID serves as normalized data
in which a variation in absolute level in units of
5 blocks and a variation in dynamic range are eliminated.

The index data ID output from the conversion
circuit 16 as described above is input to a vector
quantization circuit 19.

Vector quantization will be briefly described
10 below. According to the vector quantization scheme, an
input signal is blocked every a plurality of samples,
and vector quantization is performed for a
k-dimensional (k is an integer of 2 or more) space
constituted or constructed by k samples. In
15 particular, if correlation between the samples is high,
the number of codes (code book) derived from
combinations of k-dimensional sample data can be
greatly reduced, and high-efficient coding can be
performed. For example, in order to constitute one
20 block by 16 sample data, a 16-dimensional space is
subjected to vector quantization. If PCM (Pulse-Coded
Modulation) transmission of a data series (8
bits/sample) is to be performed, a volume of
information is 128 bits (= 8 bits x 16 samples). When
25 this is vector-quantized by 2^{32} code books, it can be
expressed by 32 bits/block. Therefore, the volume of
information can be reduced to 1/4 (= 32/128).

1 The vector quantization circuit 19 performs
simultaneous vector quantization in 16-dimensional
space constituted by the index data ID of 16 samples
formalized by the conversion circuit 16. The index
5 data of 80 bits (= 16 samples x 5 bits) is expressed by
8-bit code book data (VQ) and is output. Note that the
vector quantization circuit 19 can be easily arranged
by a ROM (Read-Only Memory). The data series of the
index data ID is used as an address signal to access
10 the code book data VQ.

The MAX data delayed by the delay circuit 17, the
MIN data delayed by the delay circuit 18, and the code
book data VQ output from the vector quantization
circuit 19 are supplied to a data series forming
15 circuit 20. The data series forming circuit 20
converts these input data into a serial data series and
adds sync code (SYNC) data thereto. Therefore, the
data series forming circuit 20 outputs the SYNC data,
the MAX data, the MIN data, and the code book data VQ
20 to a transmission line or an external recording device
in the order named.

As described above, the volume of data of each
block can be compressed from 128 bits (= 16 samples x 8
bits) into 24 bits (= MAX (8 bits) + MIN (8 bits) + VQ
25 (8 bits)). In this case, a data compression ratio is
3/18.

1 Fig. 4 is a schematic block diagram showing an
arrangement of a reception system in the image
information signal transmission apparatus shown in
Fig. 1. A digital TV signal input from a transmission
5 line (not shown) is supplied from an input terminal 21
to a MAX data/MIN data separation circuit 22 and a code
book data (VQ) separation circuit 23. The MAX data/MIN
data separation circuit 22 separates and outputs the
MAX and MIN data. The VQ separation circuit 23
10 separates and outputs the data VQ. Since the data
series supplied to each separation circuit is a
fixed-length code in units of blocks, each data
separation can be performed such that a clock generator
(not shown) is oscillated in synchronism with SYNC data
15 to form a clock signal synchronized with the data, and
gate circuits (not shown) are enabled at different
timings in units of data.

The code book data VQ separated by the code book
data (VQ) separation circuit 23 is supplied to an
20 inverse vector quantization circuit 25. The inverse
vector quantization circuit 25 inverse-quantizes the
input code book data VQ. That is, the inverse vector
quantization circuit 25 converts the 8-bit code book
data VQ into the original index data ID (= 16 samples x
25 5 bits) and outputs the index data ID. The inverse
vector quantization circuit 25 comprises a ROM table in
the same manner as in the vector quantization circuit

1 19. The code book data VQ is used as an address signal
to access the corresponding index data ID.

An inversion circuit 24 restores the MIN and MAX
data separated by the separation circuit 22 and the
5 sample data DT from the index data ID output from the
inverse vector quantization circuit 25. The MAX and
MIN data and the sample data DT are supplied to a
raster circuit 26. The raster circuit 26 temporarily
stores the input sample data DT in a memory and outputs
10 them in an order indicated by the solid line in Fig. 2,
thereby converting the input data into raster data.
The raster data is supplied to a D/A converter 27. The
D/A converter 27 converts the input sample data DT into
an analog signal by using the sampling frequency $4f_{SC}$
15 as a sync signal, thereby decoding the TV signal.

In the first embodiment described above, as
preprocessing of vector quantization, the difference
between the maximum and minimum values of the sample
data within the block is divided into 32 levels, and
20 each sample data is converted into the index data
representing a corresponding division value. However,
the present invention is not limited to the above
preprocessing. For example, the difference between the
MIN and MAX values may be divided into 16 levels
25 (corresponding to 4 bits) and each sample data may be
normalized into 4-bit index data. Thereafter, the
4-bit index data may be vector-quantized. The number

1 of samples constituting each block in preprocessing
need not be equal to the number of samples combined in
vector quantization. For example, a compression ratio
of the information volume is set to be 1/2, the number
5 of samples constituting the block in preprocessing can
be 32 (= 4 x 8) (i.e., the data volume is given as 256
bits). This block can be normalized into data having a
total of 144 bits (i.e., an 8-bit MAX value, an 8-bit
MIN value, and 4-bit sample data). The 4-bit sample
10 values are subjected to two-dimensional vector
quantization every two samples. In this case, when
data is compressed into 7-bit data/two samples, it is
confirmed that less image quality degradation occurs.

In this embodiment, the vector quantization
15 circuit and the inverse vector quantization circuit are
constituted by ROM tables. However, the present
invention is not limited to this.

In the first embodiment as described above, after
the image information signal is normalized by utilizing
20 local correlation, vector quantization is performed.
Therefore, the image information signal can be
transmitted in a small information volume without
degrading the image quality.

In the first embodiment described above, as one of
25 the normalizing techniques, the sample data obtained by
sampling the TV signal is divided into small blocks,
and the difference between the MIN and MAX values

1 represented by the MIN and MAX values is divided into
2ⁿ sections, and k ($k \geq 2$) n-bit ID data each
representing a section to which each sample data
belongs are vector-quantized, as shown in Fig. 5.

5 However, the normalizing scheme for dividing the
difference into sections shown in Fig. 5 is effective
to accurately restore the values of the MIN and MAX
data since a representative normalized value L_i
($0 \leq i \leq n-1$) for minimizing a normalizing error must
10 be a central value in each section. The difference
(MAX - MIN) must be divided by $2^n - 1$ at the time of
calculation of division steps, i.e., the number of
division sections. In general, when a division except
for a power of two is performed in a digital arithmetic
15 circuit, a complicated circuit is required as compared
with the calculation of a power of two. Therefore,
this is not undesirable in view of calculation
precision.

A second embodiment of the present invention
20 exemplifies an image information signal transmission
apparatus which can use the simple digital circuit
described above and provide high-precision
normalization.

The second embodiment of the present invention
25 will be described in detail with reference to the
accompanying drawings. An image information signal is

1 sample data quantized (8 bits/sample) by sampling a TV
signal at the sampling frequency $4f_{SC}$.

A transmission method of the second embodiment
will be described below.

5 Fig. 6 is a block diagram showing an arrangement
of a transmission system in an image information signal
transmission apparatus according to the second
embodiment. Fig. 7 is a view for explaining a
normalizing technique in the second embodiment.

10 The transmission system in the image information
signal transmission apparatus includes an input
terminal 101 for receiving each parallel sample data,
and a block dividing circuit 102 for dividing the
sample data series input from the input terminal 101
15 into blocks each consisting of 4 samples x 4 samples.
The block dividing circuit 102 has a function for
converting the sample data input in an order of "1",
"2", "3", "4", "17", "18",... added to the sample data
shown in Fig. 2 to output the sample data in an order
20 of "1", "2", "3", "4", "5", "6",.... As shown in
Fig. 2, a portion surrounded by the alternate long and
short dashed line is defined as one normalizing block.
Of the sample data within each block divided by the
block dividing circuit 102, a MAX value detection
25 circuit 103 detects sample data representing a maximum
value. Of the sample data within each block divided by
the block dividing circuit 102, a MIN value detection

1 circuit 104 detects sample data representing a minimum
value. A data delay circuit 105 delays the sample data
by a time required to detect the maximum and minimum
values of the sample data within the block.

5 A division value converting circuit 106 divides
one-block sample data output from the data delay
circuit 105 on the basis of the sample data (to be
referred to as MAX data hereinafter) representing the
maximum value output from the MAX value detection
10 circuit 103 and sample data (to be referred to as MIN
data hereinafter) representing the minimum value output
from the MIN value detection circuit 104. The division
value converting circuit 106 calculates $(MAX - MIN)/2^n$
($0 < n < \text{number of bits of sample data}$) using a
15 difference between the maximum and minimum values to
define a division section width St . The division
section width St is divided into $(2^n + 1)$ sections,
i.e., Min to $Min + (1/2)St$, $MIN + (1/2)St$ to $MIN +$
 $(3/2)St, \dots MIN + (2^{n+1} - 1)St/2$ to MAX . The
20 correspondence between the sample data and each section
is represented by $(2^n + 1)$ normalized codes C_0 to C_{2^n} .
The calculations of the division section width St can
be performed by subtractions between the maximum and
minimum values and division of a power of two. These
25 calculations can be performed by a digital circuit
including a subtracter and a bit shift circuit. The
normalized cods C_0 to C_{2^n} are codes free from

1 variations in absolute levels of the sample data and
variations in dynamic range. A representative
normalized value L_i ($0 \leq i \leq n - 1$) is set as a central
value in each section.

5 A vector quantization circuit 107 (to be referred
to as a VQ hereinafter) performs parallel vector
quantization of the normalized codes C_0 to C_{2^n} in the
16-dimensional space obtained by grouping 16 samples
and expresses 16-sample data as an 8-bit code book.

10 Parallel/serial (to be referred to as P/S hereinafter)
conversion circuits 108, 109, and 110 convert the 8-bit
parallel data output from the MAX value detection
circuit 103, the 8-bit parallel data output from the
MIN value detection circuit 104, and 8-bit parallel
15 data output from the VQ 107 into serial data. A
switching circuit 111 is sequentially set to be the a,
b, and c terminals to supply the block data to a
synchronization adding circuit 112. The
synchronization adding circuit 112 compresses the data
20 string supplied from the switching circuit 111 along
the time base and adding a sync signal SYNC in a form
shown in Fig. 3. The transmission data output from the
synchronization adding circuit 112 appears at an output
terminal 113. A timing control circuit 114 controls
25 timings of the respective circuits.

In the apparatus shown in Fig. 6, 128-bit (= 16
samples x 8 bits) data per block can be compressed into

1 24 bits (= 8 bits x 3). In this case, a compression
ratio is 3/16.

An operation of a transmission side of the image
information signal transmission apparatus having the
5 above arrangement will be briefly described below. In
this case, the operation of hardware will be described.

Fig. 8 is a flow chart for explaining the
transmission operation of this embodiment.

Sample data is input from the input terminal 101
10 (step S10) and is divided into a block of sample data
consisting of 4 samples x 4 samples (step S11). The
sample data constituting one block are supplied to the
data delay circuit 105 and latched thereby (step S12).
The sample data constituting one block are supplied to
15 the MAX and MIN value detection circuits 103 and 104 to
detect the maximum and minimum values (step S13). The
division section width S_t is calculated by the division
value converting circuit 106 and is divided into $(2^n +$
 $1)$ sections (step S15), and the VQ 107 determines the
20 correspondence between the sample data of the
corresponding block and the sections obtained in step
S15 and generates normalized codes C_0 to C_{2^n} of the
corresponding sections (step S16). The sample data
constructing one block are expressed as 8-bit vector
25 quantized data on the basis of the 16 normalized codes
or data (step S17). The vector-quantized data is
referred to as a VQ code for expressive convenience.

1 The MAX data output from the MAX value detection
circuit 103, the MIN data output from the MIN value
detection circuit 104, and the VQ code are converted
into serial data by the P/S converters (step 18). Upon
5 switching of the terminals of the timing control
circuit 114, the synchronization adding circuit 112
forms transmission data corresponding to this block
(step S19). This transmission data is externally
output from the output terminal 113 (step S20).

10 A reception method of this embodiment will be
described below.

Fig. 9 is a block diagram showing an arrangement
of a reception system in the image information signal
transmission apparatus of this embodiment.

15 Referring to Fig. 9, the reception system includes
an input terminal 201 for receiving data in the form of
transmission data formed by the above transmission
processing. A sync signal of the "receive" data input
to the input terminal 201 is extracted by a
20 synchronization separating circuit 211. A switching
circuit 202 switches the reception data input to the
input terminal 201 between the a' or b' terminal. More
specifically, the switching circuit 202 supplies the
MAX and MIN data to the a' terminal and the VQ data to
25 the b' terminal. Serial/parallel (to be referred to as
S/P hereinafter) conversion circuits 203 and 204
convert input serial data into 8-bit parallel data. A

1 MAX value latch circuit 205 latches the MAX data
supplied from the S/P conversion circuit 203. A MIN
value latch circuit 206 latches the MIN data supplied
from the S/P conversion circuit 203. The MAX and MIN
5 latch circuits 205 and 206 have a function for latching
the MAX and MIN data until the MAX and MIN data of the
next block are input.

An inverse vector quantization circuit 207 (to be
referred to as a \overline{VQ} hereinafter) for inverse-quantizing
10 the 8-bit VQ data into a normalized code of 16 sample
data. A division value inversion circuit 208 performs
inversion operation of the division value converting
circuit 106. The division value inversion circuit 208
receives the MAX and MIN data in units of blocks and
15 calculates a division section width St , i.e., $(MAX -$
 $MIN)/2^n$ (where n is a value in the division value
converting circuit 106) and sets the representative
division values Li ($0 \leq i \leq n$) as center values such as
 $MIN, MIN + St, MIN + 2St, \dots, MIN + (2^n - 1)St$, and
20 MAX. The division value inversion circuit 208 outputs
representative value data of the sections corresponding
to the normalized codes of the samples supplied from
the VQ 207. In this case, the calculations of the
division segment width St can be realized by a digital
25 circuit including a subtracter and a bit shift circuit.

A raster conversion circuit 209 performs inverse
conversion of the block dividing circuit 102 shown in

1 Fig. 6 and converts the output from the division value
inversion circuit 208 into a raster signal. The raster
signal output from the raster conversion circuit 209
appears at an output terminal 210 and can be externally
5 output therefrom. The synchronization separating
circuit 211 separates a sync signal SYNC from the
reception data supplied from the input terminal. A
timing control circuit 212 generates various timing
control signals on the basis of the sync signal SYNC
10 supplied from the synchronization separating circuit
212.

An operation of a reception system in the image
information signal transmission apparatus having the
above arrangement will be briefly described. In this
15 case, the operation by hardware will be exemplified.

Fig. 10 is a flow chart for explaining a reception
operation of this embodiment.

Upon entry of the transmission data (Fig. 3) as
"receive" data at the input terminal 201 (step S30),
20 the sync signal SYNC is separated from the "receive"
data (step S31). The sync signal SYNC is supplied to
the timing control circuit 212. The timing control
circuit 212 controls switching of the switching circuit
202 on the basis of the sync signal SYNC. Upon
25 switching control, the MAX and MIN data of the
"receive" data are converted into parallel data through
the a' terminal. In addition, the MAX data is latched

1 by the MAX value latch circuit 205 and the MIN data is
latched by the MIN value latch circuit 206 (steps S32
and S33).

The VQ code data is converted into parallel data
5 by the S/P conversion circuit 204 through the b'
terminal, so that the \overline{VQ} data as parallel data
converted by the VQ 207 is converted into a normalized
code as 16-sample data (steps S34 and S35). The
division section width St is then calculated (step
10 S36), and the representative values Li of the
respective sections within the division section width
 St are set (step S37). The normalized codes obtained
in step S35 are decoded in correspondence with the
representative values Li . The decoded 16-sample data
15 is then converted into block data by the raster
conversion circuit 209, thereby restoring a raster
signal representing four rasters (steps S38 and S39).
The sample data by the raster signal obtained in step
S39 is externally output (step S40).

20 According to this embodiment as described above,
in the vector quantization system using normalized
data, sample data normalization calculations can be
easily performed by a digital circuit, thereby
realizing a coding system suitable for an LSI. In
25 addition, a quantization step interval is smaller than
that of the conventional arrangement at the time of
sample data normalization. Therefore, normalization

1 errors can be reduced, and quality of the restored
image can be improved.

As a modification of this embodiment, a method of
reducing a volume of hardware by using a ROM table as a
5 VQ will be described below.

The VQ of this embodiment may use any algorithm
such as a retrieval type algorithm if it can process
input vectors which represent (2^n+1) (where n is the
value in the division value converting circuit 106)
10 states. As compared with the first embodiment using 2^n
normalized codes, the number of input vector states is
increased by one. However, when the VQ is constituted
by a ROM table to realize high-speed processing, an
output from the division value converting circuit is a
15 (2^n+1) -bit signal in order to represent $(n+1)$
normalized data. Therefore, the capacity of the ROM
upon an increase in input vector state by one is
doubled per dimension. When a k -dimensional vector
quantization table is used, its capacity must be
20 $(2^n+1)^k \times M$ bits (where M is the number of bits after
vector quantization). However, the data capacity
required within the ROM capacity is a capacity of
 $(2^n+1)^k \times M$ bits. Therefore, the ROM capacity can be
reduced depending on the VQ arrangement.

25 Fig. 11 shows a VQ arrangement for performing
two-dimensional vector quantization ($k = 2$) according
to a modification of the second embodiment. An

1 arrangement except for the VQ arrangement in this
modification is the same as that in the second
embodiment of Fig. 6. Of the normalized data in units
of 4 samples x 4 samples, every two normalized codes
5 are subjected to two-dimensional quantization.
Referring to Fig. 11, input terminals 301 and 302
receive two (n+1)-bit signals each representing a
normalized code. The input terminals 301 and 302 have
a function for performing appropriate delay processing
10 so as to receive two parallel inputs by a predetermined
combination of outputs from the division value
converting circuit 106 in the second embodiment of
Fig. 6. If one upper bit of the signal input to the
input terminals 301 and 302 is set to be "1", it
15 represents a normalized code C_{2n-1} regardless of the
values of the lower bits. A VQ-ROM 303 outputs an
M-bit code corresponding to an input signal when both
the input signals supplied to the input terminals 301
and 302 belong to the normalized codes C_0 to C_{2n-1} .
20 The VQ-ROM 303 has a capacity of $2^{2n} \times M$ bits.

Extended VQ-ROMs 304 and 305 are used to increase
the capacity to $(2n \times M)$ bits each in accordance with
the lower n bits of the other input signal when one
input signal to a corresponding one of the input
25 terminals 301 and 302 is C_{2n} . An extended VQ-ROM 306
comprises an M-bit memory having a fixed output when
both the signals input to the input terminals 301 and

1 302 are C_{2n} . A VQ-ROM selection circuit 307 selects
outputs output from the VQ-ROM 303, the extended
VQ-ROMs 303 to 306 in accordance with one upper bit of
each of the signals input to the input terminals 301
5 and 302 and outputs an M-bit signal. An output
terminal 308 outputs the M-bit code from the VQ-ROM
selection circuit 307 to a P/S conversion circuit
having the same arrangement as in the second embodiment
shown in Fig. 6.

10 According to the above modification of the second
embodiment, a necessary ROM capacity can be a minimum
capacity of $(2^{2n}+2 \times 2^n+1) \times M$ bits as a total capacity
of the VQ-ROM 303 and the extended VQ-ROMs 304, 305,
and 306. Even if low-dimensional vector quantization
15 for high-speed processing can be achieved without
greatly increasing the capacity when it is performed by
using ROMs.

The modification of the second embodiment
exemplifies two-dimensional vector quantization.
20 However, the present invention is not limited to this.
ROMs for storing $(2^n+1)^k$ states are arranged, and one
of the ROMs is selected by a combination of one upper
bit of one input signal and one upper bit of the other
input signal, thereby obtained a smallest ROM
25 arrangement.

According to the second embodiment and its
modification, the operation speed and efficiency by the

1 digital circuit can be achieved, and transmission of
the image information signal with less image quality
degradation can be performed.

A third embodiment of the present invention will
5 be described with reference to the accompanying
drawings.

Fig. 12 is a block diagram of a transmission
system in an image information signal transmission
apparatus according to the third embodiment of the
10 present invention. An input terminal 410 receives an
n-bit sample data (i.e., digital image data of 2^n
gradation levels). The input sample data is formed
such that a raster-scanned analog image signal such as
a television signal is sampled at a predetermined
15 frequency (e.g., $4f_{SC}$) and the sample data is linearly
quantized. A blocking circuit 412 converts the sample
data input from the input terminal 410 into blocks, as
shown in Fig. 13. Each block includes a sample points
in the vertical direction and b sample points in the
20 horizontal direction. The blocking circuit 412 divides
a frame into a plurality of blocks. In the following
description, sample data in each block is represented
by $D_{i,j}$ ($i = 1$ to a and $j = 1$ to b), as shown in
Fig. 14.

25 The sample block data output from the blocking
circuit 412 is supplied to a MAX value detection
circuit 414, a MIN value detection circuit 416, and a

1 timing adjusting circuit 420 in a predetermined order.
The MAX value detection circuit 414 detects a maximum
value Dmax of all the sample data constituting each
sample. The MIN value detection circuit 416 detects a
5 minimum value Dmin. The timing adjusting circuit 420
adjusts detection processing time of the MAX and MIN
value detection circuits 414 and 416. An output from
the blocking circuit 412 is delayed by the detection
processing time. The delayed sample data from the
10 timing adjusting circuit 420 is supplied to a division
value converting circuit 422 and a decision circuit
424. The division value converting circuit 422 also
receives the maximum and minimum values Dmax and Dmin
detected by the MAX and MIN value detection circuits
15 414 and 416. The division value converting circuit 422
compares the sample data $D_{i,j}$ with quantization levels
obtained by dividing a difference between the maximum
and minimum values Dmax and Dmin by 2^k and outputs a
k-bit division code $\Delta_{i,j}$ ($\Delta_{1,1}$ to $\Delta_{a,b}$)
20 An output from the division value converting
circuit 422 is further quantized. More specifically,
the output from the division value converting circuit
422 is supplied to a vector quantization circuit 428
directly and through a delay (H)-circuit 426 for
25 delaying one horizontal scanning line (1H), i.e., a
samples. The samples in the vertical direction are
vector-quantized. The output from the division value

1 converting circuit 422 is also supplied to a vector
quantization circuit 432 directly and through a delay
(D) circuit 430 for delaying one sample. The samples
in the horizontal directions are vector-quantized. In
5 this case, the vector quantization circuit 428 is
operated for only odd-numbered i in the code $\Delta_{i,j}$,
while the vector quantization circuit 432 is operated
for only even-numbered j in the code $\Delta_{i,j}$. In this
case, both a and b are even numbers.

10 The decision circuit 424 calculates differences
between samples paired in the vertical and horizontal
directions within each block and obtained by vector
quantization in the vector quantization circuits 428
and 432. More specifically, the decision circuit 424
15 calculates horizontal and vertical maximum differences
and determines which maximum difference is larger. An
arrangement of the decision circuit 424 is shown in
Fig. 15 under the conditions that $a = b = 4$, i.e., one
block consists of 4 samples x 4 samples, and every two
20 samples are vector-quantized. Referring to Fig. 15,
the decision circuit 424 includes an input terminal
450, a 1H (four samples) delay circuit 451, a 2H (8
samples) delay circuit 452, a 3H (12 samples) delay
circuit 453, a 1D (one sample) delay circuit 454, a 2D
25 (one sample) delay circuit 455, a 3D (one sample) delay
circuit 456, subtracters 457, 458, 459, and 460, MAX
value detection circuits 461 and 462, a subtracter 463,

1 a MAX value decision circuit 464, and an output
terminal 465 of a decision result (i.e., a signal
representing a larger one of the horizontal and
vertical maximum differences appears at the output
5 terminal 465).

The MAX value detection circuit 461 extracts
outputs from the subtracters 457 and 458 when i of the
sample data $D_{i,j}$ ($i = 1$ to 4 and $j = 1$ to 4) is 4. The
MAX value detection circuit 462 extracts outputs from
10 the subtracters 459 and 460 if $j = 4$. The MAX value
detection circuits 461 and 462 generate outputs in
units of blocks. The MAX value decision circuit 464
outputs a binary signal representing the decision
result in units of blocks.

15 A selection switch 434 is switched in response to
a direction signal output from the decision circuit
424. That is, of an h -bit ($h < 2k$) output from the
vector quantization circuits 428 and 432, the selection
switch 434 selects and outputs data representing a
20 smaller maximum difference. Figs. 16A and 16B show
combinations in vector quantization for every two
samples in a block consisting of 16 (i.e., $a = 4$ and b
 $= 4$) sample points. More specifically, Fig. 16A
shows a case in the horizontal direction, and
25 Fig. 16B shows a case in the vertical direction.
This selected information is supplied to a timing

1 control circuit 448 and is transmitted to a reception
system in an order of maximum and minimum data.

The h -bit ($h < 2k$) vector-quantized data $q_{i,j}$ ($j =$
1, 3 in horizontal combinations; and $i = 1, 3$ in
5 vertical combinations) output from the selection
circuit 434 is supplied to a parallel/serial (P/S)
conversion circuit 438 and is output as serial data at
a predetermined timing. The output D_{\max} (n bits) from
the MAX value detection circuit 414 is supplied to a
10 P/S conversion circuit 440. The output D_{\min} (n bits)
from the MIN value detection circuit 416 is supplied to
a P/S conversion circuit 442. Outputs from the P/S
conversion circuits 438, 440, and 442 are selectively
switched by a selection switch 444, and the selected
15 output becomes serial data shown in Fig. 17A or
17B. Fig. 17A shows a case in which horizontal
samples are combined in vector quantization, and
Fig. 17B shows a case in which vertical samples are
combined in vector quantization. An order of
20 transmission of maximum and minimum values in
Fig. 17A is different from that in Fig. 17B. The
transmission order represents a direction of selection
in vector quantization.

Referring to Fig. 12, the serial data from the
25 selection switch 444 is converted into data having a
predetermined bit rate by a FIFO (First-In First-Out)
buffer 445. The resultant data is supplied to a

1 synchronization adding circuit 446. The
synchronization adding circuit 446 adds a sync signal
to the input data and outputs the resultant signal to
an output terminal 447. The output terminal 447 is
5 connected to an external device such as a VTR to output
the transmission data to the external device. An
addition of the sync signal in the synchronization
adding circuit 446 is performed every block or every
predetermined blocks.

10 Operation timings of the above circuits are
systematically controlled by the timing control circuit
448.

Fig. 18 is a block diagram of a reception system
corresponding to the transmission system shown in
15 Fig. 12. The transmission data which is highly
efficiently coded by the system shown in Fig. 12 is
input to an input terminal 470. A synchronization
separating circuit 472 separates from the transmission
data the sync signal added by the synchronization
20 adding circuit 446 of Fig. 12. The separated sync
signal is supplied to a timing control circuit 473.
The timing control circuit 473 controls operation
timings of the respective circuits in accordance with
this sync signal. The maximum value data D_{max} , the
25 minimum value data D_{min} , and the division code $q_{i,j}$
input from the input terminal 470 are distributed by a
selection switch 474 and are converted into parallel

1 data by S/P conversion circuits 475 and 477. The
maximum and minimum value data Dmax and Dmin output
from the S/P conversion circuit 475 are latched by MAX
and MIN value latch circuits 478 and 479 through a
5 MAX/MIN order detection circuit 476. The MAX/MIN order
detection circuit 476 detects a transmission order of
the maximum and minimum value data Dmax and Dmin. The
vector-quantized code $q_{i,j}$ output from the S/P
conversion circuit 477 is supplied to an inverse vector
10 quantization circuit 482. The inverse vector
quantization circuit 482 performs inverse vector
quantization with reference to the transmission order
information from the MAX/MIN value order detection
circuit 476 and outputs division data corresponding to
15 the sample data.

A division value inversion circuit 484 decodes the
sample data by the division data output from the
inverse vector quantization circuit 482 with reference
to the maximum and minimum value data Dmax and Dmin
20 respectively latched by the MAX and MIN value latch
circuits 478 and 479. Since the sample data are output
from the division value inversion circuit 484 in units
of blocks, the output order is converted by a scan
converter 485 into an order corresponding to raster
25 scan. Therefore, the sample data corresponding to the
normal raster scan appear at an output terminal 486.

1 Fig. 19 is a view showing a modification of a
decision circuit 424 in Fig. 12. In this case, assume
that every two samples in a block consisting of 4
samples \times 4 samples are vector-quantized. The same
5 reference numerals as in Fig. 15 denote the same parts
in Fig. 19. In the arrangement of Fig. 19, in place of
the MAX value detection circuits 461 and 462, outputs
from subtracters 457 to 460 are compared with a
predetermined threshold value. The number of data
10 larger than the threshold value is counted by a
counter. Input terminals 490a, 490b, 490c, and 490d
receive the threshold value. Decision circuits 491a,
491b, 491c, and 491d compare the input data with the
threshold value and output pulses subjected to counting
15 when the data are larger than the threshold value. The
pulses output from the decision circuits 491a, 491b,
491c, and 491d are counted by counters 492a, 492b,
492c, and 492d, respectively. An adder 493 adds
outputs from the counters 492a and 492b, and an adder
20 494 adds outputs from the counters 492c and 492d. A
decision circuit 495 decides a smaller one of the
outputs from the adders 493 and 494. In the
arrangement of Fig. 19, the decision circuits 491a and
491b are operated for $i = 4$, and the decision circuits
25 491c and 491d are operated for $j = 4$. The decision
circuit 495 outputs a binary signal in units of blocks.

1 As described above, since the direction of vector
quantization is adaptively selected in accordance with
a change in image in the third embodiment, the image
information signal can be compressed at a high
5 compression ratio without degrading the information
signal and can be transmitted.

A fourth embodiment according to the present
invention will be described with reference to the
accompanying drawings.

10 In general, frames of the television signal have
high correlation. Information representing that an
image has changed need not be added to all sample data
or sample data groups. This information can be
omitted, so that the volume of transmission data can be
15 reduced. The fourth embodiment is made based on the
above phenomenon.

Fig. 20 is a block diagram of a transmission
system in an image information signal transmission
apparatus according to a fourth embodiment of the
20 present invention. An input terminal 510 receives
n-bit sample data (i.e., digital image data having 2^n
gradation levels). The input sample data is obtained
such that a raster-scanned analog image signal such as
a television signal is sampled at a predetermined
25 frequency (e.g., $4f_{SC}$), and the sample data is linearly
quantized. A blocking circuit 512 converts the sample
data input from the input terminal 510 into block data

1 having a sample points in the vertical direction and b
sample points in the horizontal direction. Each block
includes a x b sample points. In the following
description, sample data in each block is generally
5 represented by $D_{i,j}$ ($i = 1$ to a and $j = 1$ to b), as
shown in Fig. 14.

Sample block data output from the blocking circuit
512 is supplied to a MAX value detection circuit 514, a
MIN value detection circuit 516, and a small blocking
10 circuit 518. The MAX value detection circuit 514
detects a maximum value D_{max} of all the sample data in
units of blocks. The MIN value detection circuit 516
detects a minimum value D_{min} . The small blocking
circuit 518 divides one block into small blocks each
15 including x sample points in the vertical direction and
y sample points in the horizontal direction and outputs
sample data of small blocks in a predetermined order.

A timing adjusting circuit 520 adjusts timings of
the MAX and MIN value detection circuits 514 and 516
20 and delays an output from the small blocking circuit
518 by a delay time corresponding to the detection
processing time of the circuits 514 and 516. The
sample data delayed by the timing adjusting circuit 520
is supplied to a division value converting circuit 521
25 and a decision circuit 522. For example, the sample
data in each block are supplied in an order of $D_{1,1}$,
 $D_{2,1}, \dots, D_{x,1}, D_{1,2}, \dots, D_{x,y}, \dots, D_{a,b}$, as shown in

1 Fig. 21. The division value converting circuit 521
also receives the maximum and minimum values D_{max} and
2 D_{min} respectively detected by the MAX and MIN value
detection circuits 514 and 516. The division value
5 converting circuit 521 compares each sample data $D_{i,j}$
with quantization levels obtained by dividing a
different between the maximum and minimum values D_{max}
and D_{min} by 2^k and outputs a k-bit division code $\Delta_{i,j}$
($\Delta_{1,1}$ to $\Delta_{a,b}$).

10 An output from the division value converting
circuit 521 is further vector-quantized. More
specifically, the output from the division value
converting circuit 521 is supplied to a vector
quantization circuit 528 directly and through a
15 one-horizontal scanning line (1H) (i.e., \underline{a} samples)
delay circuit 526. The samples in the vertical
direction are vector-quantized. The output from the
division value converting circuit 521 is supplied to a
vector quantization circuit 532 directly and through a
20 one-sample (D) delay circuit 530. Samples in the
horizontal direction are vector-quantized. The vector
quantization circuit 528 is operated only when \underline{i}
of $\Delta_{i,j}$ is an even number, while the vector
quantization circuit 532 is operated only when \underline{j} is an
25 even number. Both \underline{a} and \underline{b} are even numbers. The
vector quantization circuit 532 changes an output order

1 so as to output the quantized data in units of small
blocks (to be described later).

The decision circuit 522 calculates differences
between samples paired in the vertical and horizontal
5 directions in vector quantization by the vector
quantization circuits 528 and 532. More specifically,
the decision circuit 522 calculates horizontal and
vertical maximum differences and decides a larger one
of the maximum differences. An arrangement of the
10 decision circuit for a small block of 2 samples x 2
samples is shown in Fig. 22. This decision circuit
includes an input terminal 550, 1H delay circuits 551,
552, and 553, 1D (one sample) delay circuits 554, 555,
and 556, subtractors 557, 558, 559, 560, 561, and 562,
15 a comparison circuit 563, and an output terminal 564 at
which a decision result representing a larger one of
the horizontal and vertical maximum differences
appears. More specifically, the comparison circuit 563
is operated only when both i and j in the sample data
20 $D_{i,j}$ are even numbers and outputs a binary signal
representing the decision result representing a larger
one of the horizontal and vertical maximum values in
units of small blocks.

The binary signal output from the decision circuit
25 522 controls switching of a selection switch 534
through a timing control circuit 548. Of the h -bit
($h < 2k$) output from the vector quantization circuits

1 528 and 532, the selection switch 534 selects and
outputs data having a smaller maximum difference.
Fig. 23 shows vector quantization wherein a block
consisting of 16 sample points ($a = 4$ and $b = 4$) is
5 divided into small blocks each having four sample
points, and every two samples are vector-quantized.
Fig. 23 shows vector quantization in which any of
differences between $\Delta_{1,1}$ and $\Delta_{2,1}$ and between $\Delta_{1,2}$
and $\Delta_{2,2}$ are larger than differences between $\Delta_{1,1}$
10 and $\Delta_{1,2}$ and between $\Delta_{2,1}$ and $\Delta_{2,2}$, and horizontal
combinations of $\Delta_{1,1}$ and $\Delta_{1,2}$, and $\Delta_{2,1}$ and $\Delta_{2,2}$ are
selected for vector quantization when a small block
consists of $\Delta_{1,1}$, $\Delta_{2,1}$, $\Delta_{1,2}$, and $\Delta_{2,2}$.

The vector quantization circuit 528 outputs
15 vector-quantized data $q_{1,1}$, $q_{1,2}$, $q_{1,3}$, and $q_{1,4}$ in
accordance with the inputs $\Delta_{3,1}$, $\Delta_{2,2}$, $\Delta_{2,3}$, and $\Delta_{2,4}$
in the order named. The vector quantization circuit
532 forms vector-quantized data $q_{1,1}$, $q_{1,3}$, $q_{2,1}$, and
 $q_{2,3}$ in response to the outputs $\Delta_{1,2}$, $\Delta_{1,4}$, $\Delta_{2,2}$,
20 and $\Delta_{2,4}$ in the order named. However, an output order
is given as $q_{1,1}$, $q_{2,1}$, $q_{1,3}$, and $q_{2,3}$ in accordance
with an order of small blocks. Output timings of the
vector-quantized data $q_{1,1}$ from the vector quantization
circuits 528 and 532 coincide with each other.
25 Therefore, the vector-quantized data in units of small
blocks are output.

1 The information representing the decision result
is required at a reception system or at the time of
image decoding and is output onto a transmission line
through a parallel/serial (P/S) conversion circuit 536.
5 The decision result information is represented by one
bit per small block ($W_{1,1}, W_{2,1}, \dots, W_{i,j}, \dots, W_{u,v}$ in
Fig. 21). $U = V = 2$ in the above embodiment.

 The binary signal output from the decision circuit
322 is also supplied to a decision circuit 523. The
10 decision circuit 523 compares the decision result of
the current frame with the corresponding decision
result of the immediately preceding frame at identical
positions of identical small blocks and outputs a
one-bit signal \underline{f} representing whether a change in
15 decision result of at least one small block of the
block is present. The decision result information
stored in a data memory 524 is updated in units of
small blocks when the decision result is changed. When
the sample data corresponding to the first frame are
20 supplied, all pieces of the decision result information
of all small blocks are directly stored in the data
memory 524.

 The vector-quantized h -bit ($h < 2k$) data $q_{i,j}$ ($i =$
1, 3 for the outputs from the vector quantization
25 circuit 528; $j = 1, 3$ for the outputs from the vector
quantization circuit 532) output from the selection
switch 534 is supplied to a P/S conversion circuit 538

1 and output as serial data at a predetermined timing.
The output D_{max} (n bits) from the MAX value detection
circuit 514 is supplied to a P/S conversion circuit
540. The output D_{min} from the MIN value detection
5 circuit 516 is supplied to a P/S conversion circuit
542. Selected information $W_{i,j}$ (the number of small
blocks in a 1 bit x 1 block) representing a direction
of vector quantization and decided in units of small
blocks is supplied to a P/S conversion circuit 536.
10 The selected information presence/absence signal f
output from the decision circuit 523 is supplied to a
P/S conversion circuit 535. Outputs from the P/S
conversion circuits 535, 536, 538, 540, and 542 are
selectively output by a selection switch 544 as serial
15 data shown in Fig. 24A or 24B. Fig. 24A shows a
case wherein a change occurs in a direction of
selection in the first frame of the image sample data
transmission processing or at least one small block for
the same block as that of the immediately preceding
20 frame. Fig. 24B shows a case in which no change
occurs in any small block.

Referring to Fig. 20, the serial data from the
selection switch 544 is converted into data having a
predetermined bit rate by a FIFO (First-In First-Out)
25 buffer 545, and is then supplied to a synchronization
adding circuit 546. The synchronization adding circuit
546 adds a sync signal to the data, and outputs

1 transmission data to an output terminal 547. An
addition of the sync signal in the synchronization
adding circuit 546 is performed every block or every
predetermined blocks. An external device such as a VTR
5 is connected to the output terminal 547, and the
transmission data is output to the external device.

Operation timings of the above circuits are
systematically controlled by a timing control circuit
548.

10 Fig. 25 is a block diagram of a reception system
corresponding to the transmission system shown in
Fig. 20. The transmission data which is highly
efficiently coded by the system shown in Fig. 20 is
input to an input terminal 570. A switching circuit
15 571 controls a switching operation of a switch 574 in
accordance with the information signal \underline{f} representing
the presence/absence of selected information W of the
direction of vector quantization. A synchronization
separating circuit 572 separates the sync signal added
20 by the synchronization adding circuit 546 (Fig. 20). A
timing control circuit 573 controls the operation
timings of the following circuits in accordance with
the sync signal separated by the synchronization
separating circuit 572, and the switching circuit 571 -
25 controls the switching operation of the switch 574 in
accordance with the information signal \underline{f} representing
the presence/absence of the selected information and

1 the selected information W of the direction of vector
quantization. When a change in direction selection
occurs, the received transmission data is selectively
switched into the n -bit maximum and minimum value data
5 D_{max} and D_{min} , the h -bit vector-quantized data $q_{i,j}$,
and the selected information $W_{i,j}$ of the direction of
vector quantization by contacts a, b, and c of the
switch 574. However, when no change in direction
selection occurs, the data D_{max} and D_{min} and the
10 vector-quantized data $q_{i,j}$ are switched by the contacts
a and c of the switch 574. The selectively switched
data are converted into parallel data by S/P conversion
circuits 575, 576, and 577.

The maximum and minimum value data D_{max} and D_{min}
15 output from the S/P conversion circuit 575 are latched
by MAX and MIN value latch circuits 578 and 579,
respectively. The selected information W of the
direction of vector quantization output from the S/P
conversion circuit 576 is supplied to a combination
20 detection circuit 580. When no change in direction
decision result occurs, the combination detection
circuit 580 reads out the decision result of the
immediately preceding frame stored in a data memory
581. The readout data is supplied to an inverse vector
25 quantization circuit 582. Otherwise, the decision
result of the current frame in the data memory 581 is
updated by data representing the selected information W

1 from the S/P conversion circuit 576. At the same time,
the selected information W is supplied to the inverse
vector quantization circuit 582. The vector-quantized
data $q_{i,j}$ output from the S/P conversion circuit 577 is
5 supplied to the inverse vector quantization circuit
582. The inverse vector quantization circuit 582
performs inverse vector quantization by referring to
the data representing the selected information of the
direction of vector quantization. The inverse vector
10 quantization circuit 582 outputs division data
corresponding to each sample data.

A division value inversion circuit 584 decodes the
sample data by the division data output from the
inverse vector quantization circuit 582 with reference
15 to the maximum and minimum value data D_{max} and D_{min}
respectively output from the MAX and MIN value latch
circuits 578 and 579. The sample data are output from
the division value inversion circuit 584 in units of
blocks. A scan converter 585 converts the output order
20 into an order corresponding to raster scan. Therefore,
the sample data corresponding to the normal raster scan
appears at an output terminal 586.

Fig. 26 is a block diagram showing a modification
of the transmission system (Fig. 20) in the image
25 information signal transmission apparatus according to
the fourth embodiment of the present invention. In the
modification shown in Fig. 26, without transmitting the

1 information signal f representing the presence/absence
of the selected information output from the decision
circuit 523 shown in Fig. 20, the presence/absence of
the selected information is acknowledged to the
5 reception side by a transmission order of the maximum
and minimum value data D_{max} and D_{min} of the
transmission data. More specifically, a timing control
circuit 548 controls a selection order of P/S
conversion circuits 540 and 542 in accordance with an
10 output from the decision circuit 523. Other
arrangements in Fig. 26 are the same as those in
Fig. 20. According to this modification, the
information volume of the transmission data can be
reduced by one bit/block. A format of the information
15 data output from the system shown in Fig. 26 is shown
in Figs. 27A and 27B.

Fig. 28 is a block diagram of a transmission
system in the image information signal transmission
apparatus corresponding to Fig. 26. In the arrangement
20 of Fig. 28, in place of the switching circuit 571 in
Fig. 20, a transmission order detection circuit 588 is
arranged between an S/P conversion circuit 575 and MAX
and MIN value latch circuits 578 and 579 to detect a
transmission order of the maximum and minimum value
25 data D_{max} and D_{min} . A detection result from the
detection circuit 588 is supplied to a combination
detection circuit 580 and a timing control circuit 573

1 to control the combination detection circuit 580 and a
switch 574. Other operations in Fig. 28 are the same
as those in Fig. 25.

As described above, the fourth embodiment is
5 arranged to adaptively select the direction of vector
quantization in accordance with a change in image.
Therefore, the image information signal can be
compressed at a high compression ratio without
degrading the image information signal and can be
10 transmitted.

A fifth embodiment of the present invention will
be described with reference to the accompanying
drawings.

Fig. 29 is a block diagram of a transmission
15 system in an image information signal transmission
apparatus according to a fifth embodiment of the
present invention. An input terminal 610 receives
n-bit sample data (i.e., digital image data having 2^n
gradation levels). The input sample data is obtained
20 such that a raster-scanned analog image signal such as
an analog image signal is sampled at a predetermined
frequency (e.g., $4f_{SC}$) and the sampled data is
quantized. A blocking circuit 612 converts the sample
data input from the input terminal 610 into block data
25 having a sample points in the vertical direction and b
sample points in the horizontal direction, as shown in
Fig. 13. Each block divides one frame into a plurality

1 of blocks. In the following description, sample data
in each block is generally represented by $D_{i,j}$ ($i = 1$
to a and $j = 1$ to b), as shown in Fig. 14.

Sample block data output from the blocking circuit
5 612 is supplied to a MAX value detection circuit 614, a
MIN value detection circuit 616, and a small blocking
circuit 618. The MAX value detection circuit 614
detects a maximum value D_{max} of all the sample data in
units of blocks. The MIN value detection circuit 616
10 detects a minimum value D_{min} . The small blocking
circuit 618 divides one block into small blocks each
including x sample points in the vertical direction and
 y sample points in the horizontal direction and outputs
sample data of small blocks in a predetermined order.

15 A timing adjusting circuit 620 adjusts timings of
the MAX and MIN value detection circuits 614 and 616
and delays an output from the small blocking circuit
618 by a delay time corresponding to the detection
processing time of the circuits 614 and 616. The
20 sample data delayed by the timing adjusting circuit 620
is supplied to a division value converting circuit 622
and a decision circuit 624. The division value
converting circuit 622 also receives the maximum and
minimum values D_{max} and D_{min} respectively detected by
25 the MAX and MIN value detection circuits 614 and 616.
The division value converting circuit 622 compares each
sample data $D_{i,j}$ with quantization levels obtained by

1 dividing a difference between the maximum and minimum
values D_{max} and D_{min} by 2^k and output k -bit division
codes $\Delta_{1,1}$ to $\Delta_{a,b}$.

5 An output from the division value converting
circuit 622 is further vector-quantized. More
specifically, the output from the division value
converting circuit 622 is supplied to a vector
quantization circuit 628 directly and through a
one-horizontal scanning line (1H) (i.e., a samples)
10 delay circuit 626. The samples in the vertical
direction are vector-quantized. The output from the
division value converting circuit 622 is supplied to a
vector quantization circuit 632 directly and through a
one-sample (D) delay circuit 630. Samples in the
15 horizontal direction are vector-quantized.

The decision circuit 624 calculates differences
between samples paired in the vertical and horizontal
directions in vector quantization by the vector
quantization circuits 628 and 632. More specifically,
20 the decision circuit 624 calculates horizontal and
vertical maximum differences and decides a larger one
of the maximum differences. The arrangement of the
decision circuit 624 is the same as that of the
decision circuit 522 of the fourth embodiment, and a
25 detailed description thereof will be omitted.

A selection circuit 634 is switched in response to
the binary signal output from the decision circuit 624.

1 Of the h-bit ($h < 2k$) output from the vector
quantization circuits 628 and 632, the selection switch
634 selects and outputs data having a smaller maximum
difference. Fig. 23 shows vector quantization wherein
5 a block consisting of 16 sample points ($a = 4$ and $b =$
4) is divided into small blocks each having four sample
points, and every two samples are vector-quantized, as
previously described. As shown in Fig. 23, vector
quantization is performed such that any of differences
10 between $\Delta_{1,1}$ and $\Delta_{2,1}$ and between $\Delta_{1,2}$ and $\Delta_{2,2}$ are
larger than differences between $\Delta_{1,1}$ and $\Delta_{1,2}$ and
between $\Delta_{2,1}$ and $\Delta_{2,2}$, and horizontal combinations
of $\Delta_{1,1}$ and $\Delta_{1,2}$, and $\Delta_{2,1}$ and $\Delta_{2,2}$ are selected for
vector quantization when a small block consists
15 of $\Delta_{1,1}$, $\Delta_{2,1}$, $\Delta_{1,2}$, and $\Delta_{2,2}$. The information
representing the decision result is required at a
reception system or at the time of image decoding and
is output onto a transmission line through a
parallel/serial (P/S) conversion circuit 636. The
20 decision result information is represented by one bit
per small block ($W_{1,1}$, $W_{2,1}$, ..., $W_{i,j}$, ..., $W_{u,v}$ in
Fig. 21). $U = V = 2$ in the above embodiment.

The vector-quantized h-bit ($h < 2k$) data $q_{i,j}$ for
the outputs from the vector quantization circuit 632
25 output from the selection switch 634 is supplied to a
P/S conversion circuit 638 and output as serial data at
a predetermined timing. The output D_{max} (\underline{n} bits) from

1 the MAX value detection circuit 614 is supplied to a
P/S conversion circuit 640. The output Dmin from the
MIN value detection circuit 616 is supplied to a P/S
conversion circuit 642. Selected information $W_{i,j}$ (the
5 number of small blocks in a 1 bit x 1 block)
representing a direction of vector quantization and
decided in units of small blocks is supplied to a P/S
conversion circuit 636. Outputs from the P/S
conversion circuits 635, 636, 638, 640, and 642 are
10 selectively output by a selection switch 644 as serial
data shown in Fig. 24A or 24B.

Referring to Fig. 29, the serial data from the
selection switch 644 is converted into data having a
predetermined bit rate by a FIFO (First-In First-Out)
15 buffer 645, and is then supplied to a synchronization
adding circuit 646. The synchronization adding circuit
646 adds a sync signal to the data, and outputs
transmission data to an output terminal 647. An
addition of the sync signal in the synchronization
20 adding circuit 646 is performed every block or every
predetermined blocks.

Operation timings of the above circuits are
systematically controlled by a timing control circuit
- 648.

25 Fig. 30 is a block diagram of a reception system
corresponding to the transmission system shown in
Fig. 29. The transmission data which is highly

1 efficiently coded by the system shown in Fig. 29 is
input to an input terminal 670. A synchronization
separating circuit 672 separates the sync signal added
by the synchronization adding circuit 646 (Fig. 29) and
5 supplies the sync signal to a timing control circuit
673. The timing control circuit 673 controls the
operation timings of the following circuits in
accordance with the input sync signal. The maximum and
minimum value data D_{max} and D_{min} and the selected
10 information W of the direction of vector quantization
which are input to the input terminal 670 and the h -bit
vector-quantized data $q_{i,j}$ are distributed by a
selection switch 674 and are converted into parallel
data by S/P conversion circuits 675, 676, and 677. The
15 maximum and minimum value data D_{max} and D_{min} output
from the S/P conversion circuit 675 are latched by MAX
and MIN value latch circuits 678 and 679, respectively.
The selected information W of the direction of vector
quantization output from the S/P conversion circuit 676
20 is temporarily stored in a selected information memory
680. The vector-quantized data $q_{i,j}$ output from the
S/P conversion circuit 677 is supplied to an inverse
vector quantization circuit 682. The inverse vector
quantization circuit 682 refers to the selected
25 information W stored in the selected information memory
680, performs inverse vector quantization, and outputs
division data corresponding to each sample data.

1 A division value inversion circuit 684 refers to
the maximum and minimum value data D_{max} and D_{min}
latched by the MAX and MIN value latch circuits 678 and
679 and decodes the sample data by the division data
5 output from the inverse vector quantization circuit
682. Outputs from the division value inversion circuit
684 appear in units of blocks. The output order is
converted into an order corresponding to raster scan by
a scan converter 685. Sample data corresponding to
10 normal raster scan appears at an output terminal 686.

 The number of bits of the transmission data will
be described below. Assume that each block formed by
the blocking circuit 612 has a size of 4 samples x 4
samples, and that each sample is expressed by 8 bits.
15 Under these assumptions, one block requires an
information volume of 128 (= 8 x 16) bits. If the data
 D_{max} and D_{min} are 8-bit data, respectively, and $k = 4$
is given, a total information volume for one block is
given as 80 bits. In addition, if vector quantization
20 of every two samples is performed to obtain 6-bit data,
the information volume of the block can be compressed
to a total of 64 bits. If a small block for selecting
the horizontal or vertical vector quantization
-direction- consists of 2 samples x 2 samples, the
25 selected information W of the direction of vector
quantization requires 4 bits. Only an information
volume of 4 bits is increased in addition to 64 bits.

1 In the above embodiment, the selected information
W of the direction of inverse vector quantization is
transmitted for all small blocks. However, the
selected information W of one small block (e.g., the
5 small block of each block to be transmitted first) of
one block may be represented by a transmission order of
the maximum and minimum values. Fig. 31 is a block
diagram showing a modification of the transmission
system in the image information signal transmission
10 apparatus of the fifth embodiment shown in Fig. 29.
The output (dotted line) from the decision circuit 624
in Fig. 29 is supplied to a timing control circuit 648
to change the connection order of a switch 644 to
control the transmission order of the maximum and
15 minimum value data Dmax and Dmin. In the arrangement
shown in Fig. 31, the selected information W can be
reduced by 1 bit/block. At the reception side, the
direction of vector quantization of the small block
(e.g., the first small block of each block to be
20 transmitted) can be detected by detecting which one of
the maximum and minimum value data Dmax and Dmin is
transmitted first. In the reception system shown in
Fig. 32, an order detection circuit 688 is connected to
the output of the S/P conversion circuit 675 to detect
25 the transmission order of the maximum and minimum value
data Dmax and Dmin. A detection signal from the order
detection circuit 688 is supplied to the inverse vector

1 quantization circuit 682, and inverse vector
quantization is performed.

The direction of vector quantization can be
adaptively selected in accordance with a change in
5 image. Therefore, the image information signal can be
compressed at a high compression ratio without its
degradation and can be transmitted.

A sixth embodiment of the present invention will
be described with reference to the accompanying
10 drawings. An image information signal used in this
embodiment is obtained such that a television signal is
sampled at a sampling frequency $4f_{SC}$ and the sample
data is quantized to obtain 8-bit data.

Fig. 33 is a block diagram showing an arrangement
15 of a transmission system in an image information signal
transmission apparatus according to the sixth
embodiment of the present invention. Sample data are
normally input to an input terminal 710 in an order of
horizontal scanning lines. A blocking circuit 712
20 outputs sample data in units of blocks each having a
predetermined number of samples. More specifically, as
shown in Fig. 2, sample data input to the input
terminal 710 in an order of (1), (2), (3), (4), (17),
(18), (19), ... in the horizontal direction are
25 converted by the blocking circuit 712 in an order of
blocks, i.e., (1), (2), (3), (4), (5), ... (15), (16),
and are output in an order of an intrablock horizontal

1 direction. Of all sample data in each block, a MAX
value detection circuit 714 detects sample data
representing a maximum value. Of all sample data in
each block, a MIN value detection circuit 716 detects
5 sample data representing a minimum value. A delay
circuit 718 delays an output from the blocking circuit
712 by a delay time corresponding to the detection
processing times of the MAX and MIN value detection
circuits 714 and 716. A division value converting
10 circuit 720 divides a difference between the maximum
value data output from the MAX value detection circuit
714 and the minimum value data output from the MIN
value detection circuit 716 into, e.g., 32 sections
(corresponding to 5 bits) and outputs division value
15 data (5 bits) representing each division section. The
division value data is normalized data from which a
variation in absolute level of sample data in each
block and a variation in dynamic range are eliminated.

A dynamic range detector 721 subtracts the minimum
20 value data output from the MIN value detection circuit
716 from the maximum value data output from the MAX
value detection circuit 714 and outputs dynamic range
value data D. An adaptive vector quantization circuit
(VQ) 722 selects an applicable code book in accordance
25 with the dynamic range value data D from the dynamic
range detection circuit 721. The division value data
output from the division value converting circuit 720

1 are simultaneously vector-quantized in units of, e.g.,
16 samples in a 16-dimensional space in accordance with
the selected code book. Therefore, if the number of
codes in each code book is given as 2^8 , 80-bit (= 16
5 samples x 5 bits) information can be expressed by an
8-bit code book.

2-dimensional vector quantization is exemplified
as selection of a code book by the dynamic range value
data D. In this case, an adaptive code book is set for
10 an input signal having normalized data having low
correlation in a block having a small dynamic range
value D. Referring to Fig. 34, two-dimensional input
vectors are represented by S1 and S2; threshold values
for code book selection are represented by Th1 and Th2
15 (Th1 < Th2); and a 3-bit representative output vector
position is represented by a mark "x". When the
dynamic range value data D is increased, a code book
suitable for an input having higher correlation is
selected. A method of selecting the code book is not
20 limited to this scheme. A representative vector and
threshold values can be arbitrarily determined, and
their numbers are not limited to ones described above.

Parallel/serial (P/S) conversion circuits 724,
726, and 728 convert parallel data into serial data. A
25 switch 730 is switched in an order of its contacts a,
b, and c to supply the maximum value data MAX (8 bits),
the minimum value data MIN (8 bits), and the

1 vector-quantized (VQ) code data (8 bits) to a
synchronization adding circuit 732 in an order named.
The synchronization adding circuit 732 adds a sync code
SYNC to the start of a series of codes, as shown in
5 Fig. 3. Transmission data output from the
synchronization adding circuit 732 is output onto a
transmission line or an external storage device from an
output terminal 733. A timing control circuit 734
controls all operation timings of the above circuits.

10 As described above, according to this embodiment,
the one-block data volume of 128 (= 16 samples x 8
bits) bits can be compressed into 24 (= 8 bits x 3)
bits, and its compression ratio is 3/16.

Fig. 35 is a block diagram showing an arrangement
15 of a reception system corresponding to the transmission
system (Fig. 33) in the image information signal
transmission system. The transmission data shown in
Fig. 3 is input to an input terminal 736 in units of
blocks. The transmission data input to the input
20 terminal 736 is supplied to a switch 738 and a
synchronization separating circuit 740. The
synchronization separating circuit 740 separates the
sync code SYNC from the transmission data and supplies
this sync code to a timing control circuit 742. The
25 timing control circuit 742 controls switching of the
switch 738 and operation timings of the respective
circuits on the basis of the sync code. Upon operation

1 of the switch 732, the maximum and minimum value data
MAX and MIN are supplied from the contact a to a
serial/parallel (S/P) conversion circuit 744. The
vector-quantized (VQ) code is supplied from the contact
5 b to an S/P conversion circuit 746. Of all outputs
from the S/P conversion circuit 744, the maximum value
data MAX is latched by a MAX value latch circuit 748,
and the minimum value data MIN is latched by a MIN
value latch circuit 750. The maximum and minimum data
10 are kept latched by the latch circuits 748 and 750
until the next maximum and minimum data are input.

A dynamic range detection circuit 751 subtracts
the minimum value data latched by the MIN latch circuit
750 from the maximum value data latched by the MAX
15 value latch circuit 748 and outputs dynamic range data
D. An inverse vector quantization circuit 752 decides
the applied code book in accordance with the dynamic
range value data D and inverse vector quantization of
the output (vector-quantized data) from the S/P
20 conversion circuit 746 is performed. That is, the
inverse vector quantization circuit 752 outputs
division value data of 16 samples x 5 bits.

A division value inversion circuit 754 refers to
the maximum and minimum value data latched by the MAX
25 and MIN value latch circuits 748 and 750, converts the
division value data output from the inverse vector
quantization circuit 752 into representative value data

1 (8 bits) of the each division section, and outputs the
representative value data. A raster circuit 756
converts output data from the division value inversion
circuit 754 into a raster signal. The raster signal is
5 output to an output terminal 758.

In the above embodiment, as preprocessing of
vector quantization, the difference between the maximum
and minimum value data is divided into 32 sections in
units of blocks. The present invention is not limited
10 to this. For example, the difference between the
maximum and minimum value data may be divided into 16
sections (corresponding to 4 bits), each sample value
may be normalized into 4-bit data, and the 4-bit data
may be vector-quantized. A preprocessing block may
15 have a size different from that of vector quantization
block. For example, in order to obtain a compression
ratio of 1/2, the preprocessing block consists of 32
samples (data volume: 256 (32 x 8) bits), and each
block is normalized into a total of 144 bits, i.e.,
20 8-bit maximum value data, 8-bit minimum value data, and
the respective 4-bit data. Every two 4-bit sample data
may be quantized by adaptive two-dimensional
quantization. In this case, it is confirmed that the
sample data is compressed into 7 bits per 2 samples to
25 minimize degradation of image quality.

In this embodiment, after normalization is
performed by utilizing local correlation of the image

1 information signal, vector quantization is performed.
Therefore, the image information signal can be
transmitted in a small information volume without
causing degradation of image quality. At the same
5 time, vector quantization is performed by a vector
quantization code book corresponding to a dynamic range
of the image information signal. Therefore, adaptive
vector quantization can be performed, and the image
information signal can be transmitted with high
10 efficiency.

A seventh embodiment of the present invention will
be described with reference to the accompanying
drawings. This embodiment exemplifies an image
information signal transmission apparatus in which no
15 degradation of image quality by vector quantization
does not occur even if correlation between quantized
data of the image information signal is low.

Fig. 36 is a block diagram showing an arrangement
of a transmission system in an image information signal
20 transmission apparatus according to the seventh
embodiment of the present invention. The same
reference numerals as in Fig. 33 denote the same parts
in Fig. 36, and a detailed description thereof will be
omitted. Vector quantization circuits 760 and 762 have
25 the same arrangement as that of the vector quantization
circuit 722 in Fig. 33, but perform vector quantization
for correlation of data in different directions (e.g.,

1 horizontal and vertical directions). A correction
detection circuit 764 receives an MSB (Most Significant
Bit) of the normalized data output from a division
value converting circuit 720. The correction detection
5 circuit 764 detects whether the input value is larger
than an intermediate value, depending on the MSB of
logic "0" or "1". For examples, if 0s or 1s continue
in the vertical direction, the correction detection
circuit 764 detects that correlation is high in the
10 vertical direction. If 0s or 1s continue in the
horizontal direction, the correction detection circuit
764 detects that correlation is high in the horizontal
direction. When the correlation is detected by using
the intermediate value of the sample data, hardware can
15 be advantageously minimized. A detection result from
the correction detection circuit 764 is supplied to a
timing control circuit 765. The timing control circuit
765 controls operation timings of the respective
circuits (to be described later).

20 Delay circuits 766, 767, 768, and 769 adjust the
operation timings. P/S conversion circuits 724, 726,
770, and 771 are respectively connected to the outputs
of the delay circuits 766, 767, 768, and 769 to convert
the parallel data output from these delay circuits into
25 corresponding serial data. A switch 774 is connected
to contacts a, b, c, and d under the control of the
timing control circuit 765. When the detection result

1 from the correlation detection circuit 764 designates
the vector quantization circuit 760, the switch 774 is
sequentially connected to the contacts a, b, and c in
the order named, thereby outputting a data string shown
5 in Fig. 37A. When the detection result from the
correction detection circuit 764 designates the vector
quantization circuit 762, the switch 774 is
sequentially connected to the contacts b, a, and d in
the order named, thereby outputting a data string shown
10 in Fig. 37B.

A synchronization adding circuit 732 adds a sync
code SYNC, as previously described. A transmission
data string output from an output terminal 733 is shown
in Fig. 37C or 37D.

15 According to the present invention, the
characteristics of vector quantization are adaptively
selected in accordance with the correlation of the
image information signal, and therefore optimum
transmission data can be formed. Information for
20 selecting the vector quantization circuit is specified
in accordance with a transmission order of maximum and
minimum values. Therefore, special identification data
need not be added to the transmission information, and
the transmission data volume is not increased.

25 Fig. 38 is a block diagram showing an arrangement
of a reception system corresponding to the transmission
system (Fig. 36) in the image information signal.

1 transmission apparatus. The same reference numerals as
in Fig. 35 denote the same parts in Fig. 38, and a
detailed description thereof will be omitted. The
transmission data string input to an input terminal 736
5 in Fig. 38 is supplied to an inverse vector
quantization (VQ) selection circuit 776 in addition to
a switch 738 and a synchronization separating circuit
740. The selection circuit 776 detects one of the
vector quantization circuits 760 and 762 which is used
10 during transmission in accordance with the transmission
order of the maximum and minimum value data MAX and
MIN. A detection signal from the selection circuit 776
is supplied to a timing control circuit 778. The
timing control circuit 778 also receives the sync code
15 SYNC separated by a synchronization separating circuit
740 and controls operation timings of the respective
circuits shown in Fig. 38.

As previously described, upon operation of a
switch 738, the maximum value data MAX is latched by a
20 MAX value latch circuit 748, and the minimum value data
MIN is latched by a MIN value latch circuit 750. An
output from an S/P conversion circuit 746 is supplied
to inverse vector quantization circuits 780 and 781.
The inverse vector quantization circuit 780 performs
25 inverse vector quantization corresponding to the vector
quantization circuit 760 shown in Fig. 36. The inverse
vector quantization circuit 781 performs inverse vector

1 quantization corresponding to the vector quantization
circuit 762 shown in Fig. 36. Therefore, by selecting
the inverse vector quantization circuit 780 or 781
corresponding to the vector quantization circuit 760 or
5 762 used in the transmission system of Fig. 36, optimum
transmission data decoding can be performed. A switch
782 selects one of the outputs from the inverse vector
quantization circuits 780 and 781 in accordance with
the timing control circuit 778 (i.e., a detection
10 result from the selection circuit 776). An output from
the switch 782 is supplied to a division value
inversion circuit 754.

The division value inversion circuit 754 outputs a
representative value as in the case of Fig. 35, and a
15 raster circuit 756 converts signals of each block into
raster signals and outputs these raster signals.

Delay elements each having a predetermined delay
time may be used in place of the latch circuits 748 and
750 in Fig. 38.

20 In this embodiment, after normalization is
performed by utilizing local correlation of the image
information signal, vector quantization is performed.
Therefore, the image information signal can be
transmitted in a small information volume without
25 causing degradation of image quality. At the same
time, vector quantization is performed by a vector
quantization code book corresponding to correlation of

1 the image information signal. Therefore, adaptive
vector quantization can be performed, and the image
information signal can be transmitted with high
efficiency.

5 An eighth embodiment of the present invention will
be described with reference to the accompanying
drawings.

Fig. 39 is a block diagram showing an arrangement
of a transmission system in an image information signal
10 transmission apparatus according to the eighth
embodiment of the present invention. The same
reference numerals as in Fig. 33 denote the same parts
in Fig. 39, and a detailed description thereof will be
omitted.

15 One-frame delay circuits 860 and 862 delay outputs
from a MAX value detection circuit 714 and a MIN value
detection circuit 716 by a one-frame period each. A
subtractor 866 subtracts the output from the MAX value
detection circuit 714 from an output from the delay
20 circuit 860. A delay circuit 866 subtracts the output
from the MIN value detection circuit 716 from an output
from the delay circuit 862. That is, the subtracter
864 outputs a difference $(\text{MIN}(f_{n-1}) - \text{MIN}(f_n))$ between
maximum value data $\text{MAX}(f_{n-1})$ of the immediately
25 preceding frame and maximum value data $\text{MAX}(f_n)$ of the
present frame. The subtracter 866 outputs a difference
 $(\text{MIN}(f_{n-1}) - \text{MIN}(f_n))$ between minimum value data

1 $\text{MIN}(f_{n-1})$ of the immediately preceding frame and
minimum value data $\text{MIN}(f_n)$ of the present frame.

5 A decision circuit 868 decides from outputs from
the subtracters 864 and 866 whether an image of the
present block is a still image. The decision circuit
868 is arranged as shown in Fig. 40. Referring to
10 Fig. 40, a threshold generation circuit 900 generates a
motion decision threshold value. Comparators 901 and
902 compare the threshold value output from the
threshold generation circuit 900 with outputs from the
15 subtracters 864 and 866 shown in Fig. 39. When the
outputs from the subtracters 864 and 866 exceed the
threshold value, the comparators 901 and 902 output
signals of H level. Otherwise, the comparators 901 and
20 902 output signals of L level. The outputs from the
comparators 901 and 902 are ORed by an OR gate 903.
More specifically, when one of the maximum and minimum
values exceeds the predetermined threshold value, the
decision circuit 868 decides that the image of the
25 present block is a motion image. When both the maximum
and minimum values are smaller than the predetermined
threshold value, the decision circuit 868 decides that
the image of the present block is a still image.

Referring back to Fig. 39, a switching circuit 870
25 directly outputs the outputs from the delay circuits
860 and 862 or reverses the outputs therefrom and
outputs the reversed outputs in accordance with the

1 output from the decision circuit 868. When the
decision circuit 868 decides that the image of the
present block is a motion image, the switching circuit
870 sends an output (maximum value data) from the delay
5 circuit 860 onto an output line 870A and an output
(minimum value data) from the delay circuit 862 onto an
output line 807B. However, when the decision circuit
868 decides that the image of the present block is a
still image, the switching circuit 870 sends the output
10 (maximum value data) from the delay circuit 860 onto
the output line 870B and the output (minimum value
data) from the delay circuit 862 onto the output line
870A.

A one-frame delay circuit 872 adjusts the delay
15 times of the delay circuits 860 and 862. A vector
quantization circuit 874 for performing interframe
vector quantization between the division value data
output from the division value converting circuit 720
and the division value data one-frame delayed by the
20 delay circuit 872. A vector quantization circuit 876
performs intrafield or intraframe vector quantization
of the division value data output from the delay
circuit 872. When the decision circuit 868 decides
that the image of the present block is a still image, a
25 switch 878 is connected to a contact a. Otherwise, the
switch 878 is connected to a contact b. That is,
intrafield or intraframe vector quantization is

1 performed for a motion block, while interframe vector
quantization is performed for a still block.

The output line 870A of the switching circuit 870
is connected to a contact a of a switch 824, and the
5 output line 870B is connected to its contact b. The
output of the switch 878 is connected to a contact c of
the switch 824. The switch 824 is switched by a timing
control circuit 825 as described in the conventional
arrangement. An output signal from the switch 824 is
10 converted into a serial signal by a P/S conversion
circuit 826. A synchronization adding circuit 828 adds
a transmission sync code to the data output from the
conversion circuit 826.

The switching circuit 870 and the switch 878 are
15 controlled in accordance with a decision result of the
decision circuit 868. For a motion block, the
transmission data string output from the output
terminal 830 is arranged in an order of the maximum
value data MAX, the minimum value data MIN, and the
20 intrafield or intraframe vector-quantized data VQ, as
shown in Fig. 37C. For a still block, the
transmission data string is arranged in an order of the
minimum value data MIN, the maximum value data MAX, and
the interframe vector-quantized data VQ, as shown in
25 Fig. 37D.

Fig. 41 is a block diagram showing an arrangement
of a reception system corresponding to the transmission

1 system (Fig. 39) in the image information signal
transmission apparatus.

Referring to Fig. 41, the transmission data string
is input to an input terminal 879 in units of blocks.
5 The transmission data string input to the input
terminal 879 is supplied to a serial/parallel (S/P)
conversion circuit 880 and a synchronization separating
circuit 881. The synchronization separating circuit
881 separates the sync code SYNC from the transmission
10 data string. The separated sync code SYNC is supplied
to a timing control circuit 882. The timing control
circuit 882 controls operation timings of the
respective circuits shown in Fig. 41. A MAX value
detection circuit 883 receives the output from the S/P
15 conversion circuit 880 and detects maximum value data
MAX, and a MIN value detection circuit 884 also receives
the output from the S/P conversion circuit 880 and
detects minimum value data MIN. A MAX value/MIN value
position detection circuit 885 detects a transmission
20 order of the maximum and minimum value data MAX and MIN
and decides whether an image of the present block is a
motion or still image. A delay circuit 886 delays the
vector-quantized data VQ by a longest time of the times
required by the MAX value detection circuit 883, the MIN
25 value detection circuit 884, and the MAX value/MIN value
position detection circuit 885. Switches 887 and 888
are connected to contacts a when the MAX value/MIN

1 value position detection circuit 885 detects a still
image mode. When the detection circuit 885 detects a
still image mode, the switches 887 and 888 are
connected to contacts b. An inverse vector
5 quantization circuit 889 performs interframe inverse
vector quantization, while an inverse vector
quantization circuit 890 performs intrafield or
intraframe inverse vector quantization. Upon
operations of the switches 887 and 888, the inverse
10 vector quantization circuit corresponding to the vector
quantization circuit used in vector quantization during
transmission is selected. An output from the switch
888 is supplied to a division value inversion circuit
891. The division value inversion circuit 891 refers
15 to the maximum and minimum value data from the MAX and
MIN value detection circuits 883 and 884 in units of
blocks, converts the division value data output from
the switch 888 into a representative value, and outputs
the representative value to a raster circuit 892. The
20 raster circuit 892 converts signals of each block into
raster signals. The raster signals appear at an output
terminal 893.

As described above, the characteristics of vector
quantization can be adaptively selected in accordance
25 with motion of the image, and therefore, optimum
transmission data can be formed. That is, interframe
vector quantization is performed for a still image, and

1 the image information signal can be transmitted with
high image quality. Selected information for vector
quantization is decided by the transmission order of
the maximum and minimum value data. Therefore, no
5 special discrimination data need not be added to the
transmission data string, and the transmission
information volume is not increased.

In this embodiment, after normalization is
performed by utilizing local correlation of the image
10 information signal, vector quantization is performed.
Therefore, the image information signal can be
transmitted in a small information volume without
causing degradation of image quality. At the same
time, vector quantization is performed by a vector
15 quantization code book corresponding to image motion of
the image information signal. Therefore, adaptive
vector quantization can be performed, and the image
information signal can be transmitted with high
efficiency.

20

25

1 WHAT IS CLAIMED IS:

1. An image information signal transmission apparatus comprising:

(A) blocking means for receiving an image
5 information signal in which one frame is constituted by a plurality of sample data and for dividing the input image information signal into a plurality of blocks each consisting of a predetermined number of sample data;

10 (B) reference value data forming means for forming at least two types of reference value data associated with a dynamic range of sample data of each block in units of blocks formed by said blocking means;

(C) first coding means for coding the sample data
15 of each block by using the reference value data formed by said reference value data forming means and forming a plurality of first coded data in units of blocks;

(D) second coding means for vector-quantizing the
20 plurality of first coded data formed by said first coding means in units of blocks and forming second coded data in units of blocks; and

(E) transmission data forming means for forming
transmission data by using as a transmission unit the
reference data formed by said reference value data
25 forming means in units of blocks and the second coded data formed by said second coding means in units of blocks.

1 2. An apparatus according to claim 1, wherein
said reference value data forming means includes:

(A) maximum value data generating means for
detecting sample data representing a maximum value in
5 each of the plurality of blocks formed by said blocking
means and generating maximum value data; and

(B) minimum value data generating means for
detecting sample data representing a minimum value in
each of the plurality of blocks formed by said blocking
10 means and generating minimum value data.

3. An apparatus according to claim 2, wherein
said first coding means is arranged

to calculate dynamic range data of the sample
data in each block by subtracting the minimum value
15 data generated by said minimum value data generating
means from the maximum value data generated by said
maximum value data generating means;

to calculate quantization step width data
representing a quantization step width by dividing the
20 dynamic range data by 2^n (n is a positive integer);

to divide the dynamic range represented by
the dynamic range data by a value substantially half
the quantization step width data to obtain $(2^n + 1)$ (n
is a positive integer) sections; and

25 to convert each sample data in each block into
the first coded data representing a correspondence

1 between one of the $(2^n + 1)$ sections and each sample
data, and to output the first coded data.

4. An image information signal transmission
apparatus comprising:

5 (A) blocking means for receiving an image
information signal in which one frame is constituted by
a plurality of sample data and for dividing the input
image information signal into a plurality of blocks
each consisting of a predetermined number of sample
10 data;

(B) reference value data forming means for
forming at least two types of reference value data
associated with a dynamic range of sample data of each
block in units of blocks formed by said blocking means;

15 (C) first coding means for coding the sample data
of each block by using the reference value data formed
by said reference value data forming means and forming
a plurality of first coded data in units of blocks;

(D) second coding means for vector-quantizing the
20 plurality of first coded data formed by said first
coding means in units of blocks and forming second
coded data in units of blocks;

(E) control means for controlling a second coded
data forming operation of said second coding means in
25 accordance with a state of each block formed by said
blocking means; and

1 (F) transmission data forming means for forming
transmission data by using as a transmission unit the
reference data formed by said reference value data
forming means in units of blocks and the second coded
5 data formed by said second coding means in units of
blocks.

5. An apparatus according to claim 4, wherein
said second coding means includes plural types of
vector quantization circuits for performing vector
10 quantization in different combinations of the plurality
of first coded data formed by said first coding means
in units of blocks and for forming plural types of
vector-quantized data in units of blocks.

6. An apparatus according to claim 5, wherein
15 said control means includes:

(A) correlation detecting means for detecting a
correlation tendency between the sample data in each
block; and

(B) selecting means for selecting one of said
20 plural types of vector quantization circuits in
accordance with the sample data correlation tendency of
each block which is detected by said correlation
detecting means.

7. An apparatus according to claim 6, wherein
25 said transmission data forming means is arranged to
change a transmission order of the reference value data
constituting the transmission data in accordance with

1 the sample data correlation tendency of each block
which is detected by said correlation detecting means.

8. An apparatus according to claim 6, wherein
said correlation detecting means is arranged to
5 generate correlation tendency data corresponding to the
correlation tendency of the sample data in each block,
and said transmission data forming means is arranged to
form the transmission data by using as a transmission
unit the reference value data, the second coded data,
10 and the correlation tendency data.

9. An apparatus according to claim 5, wherein
said control means includes:

(A) correlation detecting means for detecting a
two-dimensional correlation tendency of the sample data
15 in each block of any frame and generating correlation
tendency data;

(B) deciding means for deciding by using the
correlation tendency data generated by said correlation
detecting means whether the two-dimensional correlation
20 tendency of the sample data in each block is changed
between adjacent frames; and

(C) selecting means for selecting one of said
plural types of vector quantization circuits in
accordance with the correlation tendency data generated
25 by said correlation detecting means.

10. An apparatus according to claim 9, wherein
said transmission data forming means is arranged to

1 form the transmission data by using as a transmission
unit the reference value data, the second coded data,
and the correlation tendency data when said deciding
means decides that the two-dimensional correlation
5 tendency data of the sample data in each block is
changed between said adjacent frames, and to form the
transmission data by using as a transmission unit the
reference value data and the second coded data when
said deciding means decides that the two-dimensional
10 correlation tendency of the sample data in each block
is not changed.

11. An apparatus according to claim 4, wherein
said second coding means includes plural types of
vector quantization circuits having different vector
15 quantization characteristics.

12. An apparatus according to claim 11, wherein
said control means includes:

(A) dynamic range detecting means for detecting
the dynamic range of the sample data in each block; and

20 (B) selecting means for selecting one of said
plural types of vector quantization circuits in
accordance with the sample data, dynamic range of each
block of which is detected by said dynamic range
detecting means.

25 13. An apparatus according to claim 11, wherein
said control means includes:

1 (A) correlation detecting means for detecting a
correlation tendency of the sample data in each block;
and

 (B) selecting means for selecting one of said
5 plural types of vector quantization circuits in
accordance with the sample data correlation tendency of
each block which is detected by said correlation
detecting means.

14. An apparatus according to claim 13, wherein
10 said transmission data forming means is arranged to
change a transmission order of the reference value data
constituting the transmission data in accordance with
the sample data correlation tendency of each block
which is detected by said correlation detecting means.

15 15. An apparatus according to claim 11, wherein
said control means includes:

 (A) motion detecting means for detecting whether
an image represented by the sample data in each block
is a motion image; and

20 (B) selecting means for selecting one of said
plural types of vector quantization circuits in
accordance with a detection result representing whether
the image represented by the sample data in each block
is detected as the motion image by said motion
25 detecting means.

16. An apparatus according to claim 15, wherein
said transmission data forming means is arranged to

1 change a transmission order of the reference value data
constituting the transmission data in accordance with a
detection result representing whether the image
represented by the sample data in each block is
5 detected as the motion image by said motion detecting
means.

10

15

20

25