

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
26 February 2004 (26.02.2004)

PCT

(10) International Publication Number
WO 2004/017412 A1

(51) International Patent Classification⁷: **H01L 29/10**,
21/336, 29/78, 29/417, 29/786

(21) International Application Number:
PCT/US2003/023927

(22) International Filing Date: 29 July 2003 (29.07.2003)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
10/222,688 16 August 2002 (16.08.2002) US

(71) Applicant: **MOTOROLA, INC.** [US/US]; 1303 East Algonquin Road, Schaumburg, IL 60196 (US).

(72) Inventors: **LI, Chi Nan Brian**; 6909 Gentle Oak Drive, Austin, TX 78749 (US). **FARENC, Didier**; 4201 Monterey Oaks Blvd. #1615, Austin, TX 78749 (US). **CHANG, Kuo-Tang**; 12261 Country Squire Lane, Saratoga, CA 95070 (US).

(74) Agents: **KOCH, William, E.** et al.; MOTOROLA, INC., Intellectual Property Section, 7700 West Parmer Lane, MD: PL02/TX32, Austin, TX 78729 (US).

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VC, VN, YU, ZA, ZM, ZW.


(84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

- with international search report
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

[Continued on next page]

(54) Title: SEMICONDUCTOR DEVICE AND METHOD FOR FORMING



(57) Abstract: A semiconductor device (10) having asymmetric source and drain regions is formed so that either the source or drain region is shorted to an isolated well (22). In one embodiment, the source region includes a source silicide region (42) and a source extension region (28), which are electrically and physically in contact with the well region (22), and the drain region includes a drain silicide region (46), a drain extension region (30) and a deep doped drain region (38). The source and drain regions have a conductivity that is different than that of the isolated well (22) in which they are formed. To prevent the formation of a deep doped source region when the deep doped drain region (38) is formed, a masking layer (34) is patterned to cover the source region during implantation of the deep doped drain region (38).

WO 2004/017412 A1



For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

SEMICONDUCTOR DEVICE AND METHOD FOR FORMING

Field of the Invention

This invention relates generally to semiconductor devices,
5 and more specifically, to semiconductor devices formed in
isolated well regions.

Background of the Invention

Forming semiconductor devices in isolated wells allows for
10 the application of different voltages on individual wells since they
are electrically isolated from each other. The ability to have
different well potentials allows for a wider range of circuit design
and allows for different memory array architectures. Isolated
wells can be implemented on Silicon on Insulator (SOI) or in a
15 bulk silicon substrate. One problem arising from having an
isolated well is the susceptibility of the device to undergo
destructive breakdown, which is caused by a high well resistance,
or floating body. Holes are injected into the substrate by impact
ionization near the drain region, resulting in a forward bias at the
20 source-substrate junction. The forward bias causes the threshold
voltage to reduce, increasing the drain current, which in turn
generates more impact ionization. This positive feedback of hole
injection can lead to an undesirable phenomenon known as
“snap-back,” which is a substantial increase in the current of the
25 semiconductor device that can ultimately lead to destruction of
the semiconductor device.

An electrical contact to the isolated well may be used to
overcome the problems discussed above caused by the floating

body. For example, in one proposed solution, a well tie is formed adjacent to the source region in a lateral direction. A subsequent silicidation is then used to short the well tie to the source region; however, this added well tie laterally adjacent to the source

5 region increases the area required for forming each semiconductor device, thus increasing overall surface area of the semiconductor die. Therefore, a need exists for providing an electrical connection to an isolated well of the semiconductor device which reduces well resistance and floating body effects

10 without increasing the overall surface area of the semiconductor die.

Brief Description of the Drawings

The present invention is illustrated by way of example and
5 not limited by the accompanying figures, in which like references
indicate similar elements, and in which:

FIG. 1 illustrates a cross-sectional view of a semiconductor
device having a gate stack formed over a semiconductor layer
during an implant in accordance with an embodiment of the
10 present invention;

FIGs. 2-3 illustrate a cross-sectional view of the gate stack
of FIG. 1 after formation of extension regions in the
semiconductor layer and spacers along its sidewalls, in
accordance with an embodiment of the present invention;

15 FIGs. 4-5 illustrate the semiconductor device of FIG. 3 after
forming a deep N⁺/P⁺ region within the semiconductor layer in
accordance with an embodiment of the present invention; and

FIGs. 6-7 illustrates the semiconductor device of FIG. 5
after siliciding the source and drain regions and gate in
20 accordance with an embodiment of the present invention.

Skilled artisans appreciate that elements in the figures are
illustrated for simplicity and clarity and have not necessarily been
drawn to scale. For example, the dimensions of some of the
elements in the figures may be exaggerated relative to other
25 elements to help improve the understanding of the embodiments
of the present invention.

Detailed Description of the Drawings

In one embodiment, a semiconductor device having asymmetric source and drain regions is formed so that the source region is shorted to an isolated well region. In one embodiment, a silicide portion at the source region is used to short the extension region to the isolated well region so as to form an electrical contact to both the source and isolated well of the semiconductor device without the need for a separate well tie. The electrical contact is therefore used to provide a same voltage potential to both the source and well of the semiconductor device. This electrical contact, as will be discussed in more detail below, eliminates the floating body effect, reduces well resistance, and prevents transistor "snap back".

FIG. 1 illustrates a semiconductor device 10 including a semiconductor substrate 12, a dielectric 24, and a gate 26. In the illustrated embodiment, the semiconductor substrate 12 is an SOI substrate having a bottom semiconductor layer 14, a buried insulating layer 16, and a top semiconductor layer 18. In one embodiment, buried insulating layer 16 is a silicon oxide layer and semiconductor layers 14 and 18 may be formed of silicon, germanium, gallium arsenide, or the like. In one embodiment, the top semiconductor layer 18 is a silicon substrate having an isolated well 22. Isolated well 22 is a doped region which may either be a p-type or n-type region, as will be described in more detail below. Also, note that the semiconductor substrate 12 can be any semiconductor-containing substrate such as silicon, silicon germanium, silicon-on-sapphire, the like, or combinations thereof. For example, in one embodiment, semiconductor

substrate 12 may be a bulk silicon substrate having isolated well regions.

Top semiconductor layer 18 also includes isolation regions 20 surrounding isolated well 22. Generally, isolation regions 20 are formed using a nonconductive material, such as an oxide. In one embodiment, isolation regions 20 may be shallow trench isolation (STI) regions. In alternate embodiments, such as in bulk silicon substrates where only semiconductor layer 18 would be present without buried insulating layer 16, isolated well 22 may be formed above a buried layer of opposite polarity. In this embodiment, isolation regions 20 would also be located above the buried layer and surrounding isolated well 22. In yet another embodiment, isolated well 22 may be formed by surrounding isolated well 22 with isolation regions 20 having an opposite polarity as compared to the polarity of isolated well 22. In this embodiment, isolation regions 20 would be adjacent to buried layer 16 (e.g. between buried layer 16 and isolated well 22) where buried layer 16 has a same polarity as isolation regions 20.

As shown in FIG. 1, semiconductor device 10 includes a gate stack 25 formed over isolation well 22, where gate stack 25 includes a dielectric 24 formed over isolated well 22 and a gate 26 formed over dielectric 24. In forming gate stack 25, a dielectric layer is blanket deposited or grown over semiconductor substrate 12 using chemical vapor deposition (CVD) or a thermal diffusion process, respectively. Alternatively, the dielectric layer may be formed by physical vapor deposition (PVD), atomic layer deposition (ALD), thermal oxidation, the like or combinations of the above. Then, a conducting layer is deposited over the

dielectric layer. Conducting layer may be a polysilicon or metal-containing layer formed by CVD, PVD, ALD, the like or combinations thereof. Using conventional masking and etch processes, the dielectric layer and conducting layer may then be
5 patterned and etched to form the resulting dielectric 24 and gate 26. (Note than in alternate embodiments, each layer of the stack, such as the dielectric layer and conductive layer, may be patterned and etched individually to form the resulting dielectric 24 and gate 26.)

10 Dielectric 24 can be any insulating material, such as an oxide, nitride, high dielectric constant material, or a combination thereof, and gate 26 can be any conductive material such as polysilicon, metal, or a combination of materials. (Note that dielectric 24 can also be referred to as a patterned insulating
15 layer and gate 26 can also be referred to as a patterned electrode layer.) In the illustrated embodiment, gate stack 25 may be referred to as a logic stack. Alternatively, gate stack 25 may be any type of device stack. For example, it may be a lateral or vertical MOS device used in analog applications. For another
20 example, it may be replaced by a floating gate stack, such as, for example, a non-volatile memory (NVM) stack (not shown) having a tunnel dielectric formed over isolated well 22, a floating gate formed over the tunnel dielectric, a control dielectric formed over the floating gate, and a control gate over the control dielectric.

25 In forming the NVM stack, a tunnel dielectric layer is formed overlying semiconductor substrate 12 by CVD, PVD, ALD, thermal oxidation, the like, or combination thereof. The tunnel dielectric layer can be any insulating material, such as an oxide

(e.g. silicon dioxide), a nitride, an oxynitride, metal oxide, etc. The tunnel dielectric layer is then patterned and etched using conventional processing to form the tunnel dielectric of the NVM stack overlying isolated well 22 (where the tunnel dielectric is
5 located in a similar location as dielectric 24 of gate stack 25 illustrated in FIG. 1).

A floating gate layer is then formed over the semiconductor substrate 12 and the tunnel dielectric by CVD, PVD, ALD, the like, or combinations thereof. In one embodiment, the floating
10 gate layer may be a nitride containing material, such as silicon nitride. Alternatively, floating gate layer may be any conductive material, such as a polygate, polysilicon, metal, or the like. In yet another embodiment, floating gate layer may be a plurality of nanocrystals (i.e. discrete storage elements) such as in a
15 nanocrystal NVM device. The floating gate layer is then patterned and etched using conventional processing to form the floating gate of the NVM stack overlying the tunnel dielectric

A control dielectric layer is then formed over the semiconductor substrate 12 and the floating gate by CVD, PVD,
20 ALD, thermal oxidation, the like, or combinations thereof. The control dielectric layer is then patterned and etched using conventional processing to form the control dielectric of the NVM stack overlying the floating gate. Note that the control dielectric is optional and may not be formed in all NVM devices. If present,
25 the control dielectric layer can be any insulating material, such as an oxide (e.g. silicon dioxide), nitride, metal oxide, high dielectric constant material (i.e. a material having a dielectric constant of

greater than approximately 4 and less than approximately 15), the like, or combinations thereof.

A control gate layer is then formed over the semiconductor substrate 12 and the control dielectric by CVD, PVD, ALD, the like, or combinations thereof. Control gate layer may be any conductive material, such as polysilicon or a metal-containing material. Using conventional masking and etch processes, the control gate layer is patterned and etched to form the control gate of the NVM stack overlying the control dielectric. (Note that in alternate embodiments, rather than patterning and etching each layer of the NVM stack separately, combination of layers or all the layers may be patterned and etched using a same pattern and etch process in order to reduce processing steps required to form the resulting NVM stack.)

Referring to FIG. 1, after forming gate stack 25 (or a logic stack, NVM stack, etc.), an implant 21 is performed. Implant 21 is used to form extension regions for both a source and a drain in semiconductor device 10. Following the implant, a conventional anneal is performed. FIG. 2 illustrates the resulting semiconductor device 10 having extension region 28 formed for the source and extension region 30 formed for the drain. In one embodiment, the resulting extension regions 28 and 30 have a depth between 20 Angstroms and 2000 Angstroms. Preferably, extension regions 28 and 30 have a depth between 50 and 1000 Angstroms, and most preferably, have a depth between 100 and 300 Angstroms. Also note that a channel region 23 is formed between extension regions 28 and 30, below dielectric 24.

In the case of isolated well 22 being an isolated p-well, extension regions 28 and 30 are n-type extensions, which may be formed by a low arsenic energy implantation with an energy of between 1 and 10 KeV. For example, an arsenic ion implant with an energy of 3KeV and a dosage of $2 \times 10^{15}/\text{cm}^2$ may be used to form n-type extensions in an isolated p-well. However, alternate embodiments may use different implant species, different concentrations, and different energies for forming extension regions 28 and 30 in isolated well 22. For example, the species of extension regions 28 and 30 can also include phosphorous, antimony, or the like.

In the case of isolated well 22 being an isolated n-well, extension regions 28 and 30 are p-type extensions, which may be formed by a low boron energy implantation with an energy of between 1 and 50 KeV. For example, a boron ion implant with an energy of 10KeV and a dosage of $2 \times 10^{15}/\text{cm}^2$ may be used to form p-type extensions in an isolated n-well. However, alternate embodiments may use different implant species, different concentrations, and different energies for forming extension regions 28 and 30 in isolated well 22. For example, the species of extension regions 28 and 30 can also include indium, gallium, or the like.

FIG. 3 illustrates semiconductor device 10 after formation of spacers 32 and 33. For example, after forming extension regions 28 and 30, an insulating layer (not shown) is formed over the semiconductor device 10 by CVD, PVD, the like or combinations thereof, and anisotropically etched to form spacers 32 and 33 adjacent sidewalls of the gate 26 and dielectric 24. Generally,

spacers 32 and 33 are formed with a nitride material, such as silicon nitride. However, alternate embodiments may not include an etching process in forming spacers 32 and 33. For example, if spacers 32 and 33 are formed by heavy oxidation of the polysilicon gate, spacers 32 and 33 may not be formed by an anisotropic etch. Alternatively, the spacer can be a combination of polysilicon oxidation and anisotropic etch processes. If the process technology allows, such as metal gate or poly thin film transistor technology, spacers 32 and 33 may not be present.

FIG. 4 illustrates semiconductor device 10 after forming and patterning a masking layer to form a patterned masking layer 34 overlying extension region 28 and extending over portions of gate 26 and portions of isolation region 20 adjacent to extension region 28. (Note that in one embodiment, patterned masking layer 34 may be a photo resist layer, which may be formed and patterned according to conventional processing methods.) Therefore, patterned masking layer 34 masks at least the exposed portions of extension region 28 such that the subsequent implantation (as indicated by arrows 36 in FIG. 4) does not affect extension region 28. That is, patterned masking layer 34 exposes extension region 30 such that extension region 30, and not extension 28, is doped as a result of implant 36. In this manner, a deeper implant is achieved for extension 30 (corresponding to the drain of semiconductor device 10) than for extension region 28 (corresponding to the source of semiconductor device 10). As will be seen, this will result in semiconductor device 10 having asymmetrical source and drain

regions which allows for the source region to be shorted to isolated well 22 in a subsequent salicidation process.

FIG. 5 illustrates semiconductor device 10 having an N+/P+ region 38 resulting from implant 36 of FIG. 4. (Note that the terminology of "N+/P+" indicates that region 38 may be either N+ or P+ depending on the polarity of isolated well 22.) Therefore, FIG. 5 illustrates a deep drain region (a combination of extension 30 and N+/P+ region 38) and a shallow source region 28 where the deep drain region extends deeper into isolated well 22 as compared to the shallow source region. In the illustrated embodiment, N+/P+ region 38 extends completely through isolated well 22 to buried insulating layer 16; however, in alternate embodiments, N+/P+ region 38 may not extend completely through isolated well 22. In one embodiment, N+/P+ region 38 has a depth of 500 to 5000 Angstroms, and preferably, N+/P+ region 38 may have a depth of 1000 to 3000 Angstroms.

In the case of isolated well 22 being an isolated p-well, the implant of FIG. 4 results in a deep N+ region 38, which, in combination with n-type extension 30, forms a deep drain region, while n-type extension 28 forms a shallow source n-type region. In one embodiment, the species of implant 36 may include arsenic, phosphorous, antimony, or the like, and implant 36 may be performed at an energy of 1 KeV to 60 KeV. For example, in one embodiment, an arsenic ionic implant having a concentration of $5 \times 10^{14}/\text{cm}^2$ at an energy of 30 KeV may be used to form N+ region 38. Alternate embodiments may use different species, concentrations, and energies to form N+ region 38.

In the case of isolated well 22 being an isolated n-well, the implant of FIG. 4 results in a deep P+ region 38, which, in combination with p-type extension 30, forms a deep drain region, while p-type extension 28 forms a shallow p-type source region.

- 5 In one embodiment, the species of implant 36 may include boron, gallium, indium, or the like, and implant 36 may be performed at an energy of 1 KeV to 60 KeV. For example, in one embodiment, a boron ionic implant having a concentration of $5 \times 10^{14}/\text{cm}^2$ at an energy of 5 KeV may be used to form P+ region 38. Alternate
10 embodiments may use different species, concentrations, and energies to form P+ region 38.

- FIG. 6 illustrates semiconductor device 10 after formation of a refractory metal layer 40 overlying semiconductor device 10. In one embodiment, refractory metal layer 40 includes tungsten,
15 cobalt, titanium, or the like, and may be formed by CVD, PVD, ALD, or the like. FIG. 7 illustrates semiconductor device 10 after a rapid thermal anneal (RTA) salicide process and a subsequent cleaning processing. That is, after formation of refractory metal layer 40 (as shown in FIG. 6), an RTA salicide process is
20 performed which forms metal silicide portions (or regions) 42, 44, and 46. (The remainder of the refractory metal layer 40 which does not react during the RTA salicidation process is then removed during a cleaning process, as known in the art.) Silicide portion 44 is formed at the top of gate 26. The salicidation
25 process consumes silicon; therefore, a portion of gate 26 gets consumed and produces a metal silicide layer 44, which is highly conductive. Therefore, silicide portion 44 extends into and above gate 26. Silicide portion 46 is formed at the top of the drain

region 38 located at the top of semiconductor layer 18, adjacent to spacer 33. That is, silicide portion 46 consumes the exposed portion of extension region 30 and extends partially into N+/P+ region 38. Note that a portion of extension region 30 which
5 underlies spacer 33 and dielectric 24 remains. Note also that silicide portion 46 does not consume all of N+/P+ region 38 such that silicide portion 46 remains electrically isolated from isolated well 22. Therefore, silicide portion 44 provides an electrical contact to the control electrode (also referred to as the gate
10 electrode) of semiconductor device 10, and silicide portion 46 provides an electrical contact to a first current electrode (also referred to as a drain electrode) of semiconductor device 10.

Silicide portion 42 is formed at the exposed portion of extension region 28 located at the top of semiconductor layer 18,
15 adjacent to spacer 32. However, the formation of silicide portion 42 consumes all of the exposed portion of extension region 28, leaving only a portion of extension region 28 which underlies spacer 32 and dielectric 24. Therefore, silicide portion 42 provides an electrical contact to a second current electrode (also
20 referred to as a source electrode) of semiconductor device 10. However, since a deep N+/P+ region such as N+/P+ region 38 is not present in the source region of semiconductor device 10, silicide portion 42 forms a short between extension region 28 and isolated well 22. Therefore, in semiconductor device 10, isolated
25 well 22 is no longer a floating body. Instead, it is shorted to the source electrode of semiconductor device 10 via silicide portion 42. Thus, silicide portion 42 is laterally disposed from spacer 32 (if present), and both silicide portion 42 and extension region 28

are in electrical and physical contact with isolated well 22.

Therefore, in one embodiment, semiconductor device 10 includes only silicide portion 42 and extension region 28 as its source electrode, without requiring an additional deep N+/P+ region.

5 Formation of silicide portion 42 should therefore be performed such that silicide portion 42 consumes all of the exposed portions of extension region 28 so as to short the source of semiconductor device 10 to isolated well 22. Alternatively, silicide portion 42 may not entirely consume the exposed portion
10 of extension region 28, but may consume a sufficient amount to create a large leakage current in the junction between remaining extension region 28 and isolated well 22. In this embodiment, silicide portion 42 is still in electrical contact with isolated well 22 but may not be in physical contact with isolated well 22.

15 Formation of silicide portion 46 should be performed such that silicide portion 46 does not consume all of N+/P+ region 38 so as to ensure that silicide portion 46 (the drain of semiconductor device 10) is electrically isolated from isolated well 22.

 Note that the formation of silicide portion 42 without an
20 N+/P+ region (such as N+/P+ region 38) results in an electrical contact to both the source electrode and body (i.e. isolated well 22) of semiconductor device 10 without requiring a separate well tie, thus decreasing the surface area required for forming semiconductor device 10. This also eliminates the floating body
25 effect and latch up since the body is now shorted to the source electrode. Furthermore, because the source and well is always at the same potential, the parasitic bipolar device will never turn on, thus preventing transistor "snap back". Also, in the illustrated

embodiment, silicide portion 42 (which provides the source and well connection) reduces the well resistance because it is adjacent to the well.

Note that further processing of semiconductor device 10 may be performed, as known in the art, to form a substantially completed semiconductor device. For example, after forming silicide portions 42, 44, and 46, processing is continued as known to one skilled in the art by depositing an interlevel dielectric (ILD), forming metal interconnects, and forming contacts between metal interconnects and the gate electrode 44, and source/drain electrodes 42 and 46 to form a finished device. In one embodiment, semiconductor device 10 can be used as part of a logic circuit or if gate stack 25 is replaced with an NVM stack, semiconductor device 10 may be used in an NVM memory (either stand alone or embedded with other logic circuits).

In one embodiment, a semiconductor device such as semiconductor device 10 can be used as pull-up and pull-down transistors for a logic gate. For example, for a logic inverter gate, the PMOS pull-up transistor can have a source and well electrode (provided by silicided portion 42) shorted to Vdd. Similarly, for the NMOS pull-down transistor can have a source and well electrode (provided by silicided portion 42) shorted to Vss. (Note that generally, Vdd is a first power supply voltage that is higher than Vss, which is a second power supply voltage. For example, in one embodiment, Vss is ground, and Vdd is the supply voltage for the semiconductor device.) Alternatively, a semiconductor device such as semiconductor device 10 can be used as the pull-up and pull-down devices of a dynamic clocked logic gate.

In another embodiment, an NMOS transistor (like semiconductor device 10) may be used as a low side driver in power applications. In this embodiment, the load is connected to the drain electrode and the source is tied to the isolated well by silicide portion 42. The proximity of the well contact with respect to the channel region reduces the well resistance, providing a good immunity to snap back.

In one embodiment using a Uniform Channel Program Erase (UCPE) NVM array, an isolated well can be used for selecting a bitline. Therefore, semiconductor devices such as semiconductor device 10 may be used to provide a contact to the isolated well (which, as illustrated in FIG. 7, is shorted to the source electrode). This prevents the need for a separate well tie far away from the array bitcells, thus reducing the well resistance and the area required for forming the NVM array. Note that during erase, read, and programming of a UCPE NVM array, the source and well are always at the same potential, thus allowing semiconductor device 10 (which provides a shorted source and well contact) to be used for implementing a UCPE NVM array.

Although the invention has been described with respect to specific conductivity types, skilled artisans appreciate that conductivity types may be reversed. For example, the source and drains and extensions may be p-type or n-type, depending on the polarity of the isolated well, in order to form either p-type or n-type semiconductor devices. Also, note that, as used herein, a control electrode corresponds to the gate electrode of semiconductor device 10, and that the first current electrode correspond to either the source or drain of semiconductor device

10, and the second current electrode corresponds to the other of the source or drain of semiconductor device 10. Therefore, it should be understood that either the first current electrode or the second current electrode of semiconductor device 10 may be
5 shorted to the isolated well 22 via a silicide portion. However, generally, the current electrode that is shorted to the well is referred to as the source because the conducting carrier is generated at the source node when the gate voltage is above a certain threshold during normal operations of a metal-oxide-
10 semiconductor transistor (MOS). Also, in alternate embodiments, other materials and processing steps may be used to form semiconductor device 10; those described above have only been provided as examples.

In the foregoing specification, the invention has been
15 described with reference to specific embodiments. However, one of ordinary skill in the art appreciates that various modifications and changes can be made without departing from the scope of the present invention as set forth in the claims below.

Accordingly, the specification and figures are to be regarded in an
20 illustrative rather than a restrictive sense, and all such modifications are intended to be included within the scope of present invention.

Benefits, other advantages, and solutions to problems have been described above with regard to specific embodiments.
25 However, the benefits, advantages, solutions to problems, and any element(s) that may cause any benefit, advantage, or solution to occur or become more pronounced are not to be construed as a critical, required, or essential feature or element of

any or all the claims. As used herein, the terms "comprises,"
"comprising," or any other variation thereof, are intended to cover
a non-exclusive inclusion, such that a process, method, article, or
apparatus that comprises a list of elements does not include only
5 those elements but may include other elements not expressly
listed or inherent to such process, method, article, or apparatus.

CLAIMS

1. A semiconductor device (10) comprising:
a semiconductor substrate (12) having a first doped region
5 (22);
an insulating layer (24) over the semiconductor substrate,
wherein the insulating layer has a first side and a
second side opposite the first side.
a first spacer (32) adjacent the first side of the insulating
10 layer;
a second spacer (32) adjacent the second side of the
insulating layer;
a first silicide region (42) laterally disposed from the first
spacer and in electrical contact with the first doped
15 region; and
a first extension region (28) under the first spacer, wherein
the first extension region is in physical and electrical
contact with the first silicide region.
2. The semiconductor device of claim 1 further comprising
20 a second silicide region adjacent the second spacer.
3. The semiconductor device of claim 2 further comprising
a second doped region under the second silicide region and the
second spacer and in contact with the second silicide region,
wherein the first doped region has a first conductivity and the
25 second doped region has a second conductivity that is different
than the first conductivity.

4. The semiconductor device of claim 1 wherein the semiconductor substrate is a silicon-on-insulator (SOI) substrate.

5. The semiconductor device of claim 1 wherein the first doped region is an isolated well region.

5 6. A semiconductor device comprising:
a semiconductor substrate (12) having a first doped region
 (22);
a device stack comprising a first insulating layer (24) and an
 electrode layer (26), wherein the device stack is over
10 the semiconductor substrate, has a first side and a
 second side opposite the first side;
a first silicide region (42) laterally disposed from the first
 side of the device stack and in physical and electrical
 contact with the first doped region;
15 a first extension region (28) adjacent the first silicide region
 and in physical and electrical contact with the first
 doped region and the first silicide region;
a second silicide region (46) laterally disposed from the
 second side of the device stack; and
20 a second doped region in the first doped region, wherein
 the second doped region is under the second silicide
 region, and wherein the first doped region has a first
 conductivity and the second doped region has a
 second conductivity that is different than the first
25 conductivity.

7. The structure of claim 6 further comprising:
a first spacer adjacent the first side of the device stack;
a second spacer adjacent the second side of the device
stack, and wherein the first extension region is under
5 the first spacer.
8. The semiconductor device of claim 7 wherein:
the semiconductor substrate comprises a second insulating
layer and a semiconductor layer over the second
insulating layer; and
10 the first doped region is in the semiconductor layer and in
contact with the second insulating layer.
9. The semiconductor device of claim 7 wherein the second
silicide region is adjacent the second spacer.
10. A method for forming a semiconductor device:
15 providing a semiconductor substrate (12) having a first
doped region (22);
forming an insulating layer (24) over the semiconductor
substrate;
patterning the insulating layer;
20 forming an electrode layer (26) over the insulating layer;
patterning the electrode layer;
forming a second doped region (28) in the first doped
region, wherein a portion of the second doped region
is under the patterned insulating layer;

forming a third doped region (30) in the first doped region,
wherein a portion of the third doped region is under
the patterned insulating layer;

forming a patterned photo resist (34) over the second
5 doped region;

implanting a species (36) into the first doped region while
the patterned photo resist is over the second doped
region;

forming a first silicide region (42) from at least a portion of
10 the second doped region wherein the first silicide
region is in electrical contact with the first doped
region; and

forming a second silicide region (46) from at least a portion
of the third doped region.

1/5




FIG. 1

10




FIG. 2

10





FIG. 3



4/5




FIG. 5




FIG. 6



INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 03/23927

A. CLASSIFICATION OF SUBJECT MATTER

IPC 7 H01L29/10 H01L21/336 H01L29/78 H01L29/417 H01L29/786

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 5 369 045 A (NG WIA T ET AL) 29 November 1994 (1994-11-29) page 1	1-4, 6-9
X	US 4 753 896 A (MATLOUBIAN MISHEL) 28 June 1988 (1988-06-28) figure 1L	1-4, 6-9
X	US 4 621 276 A (MALHI SATWINDER D S) 4 November 1986 (1986-11-04) page 1E	1-4, 6-9
X	US 5 155 563 A (DAVIES ROBERT B ET AL) 13 October 1992 (1992-10-13) the whole document	1-4, 6-9
	--- -/--	

☒ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

* Special categories of cited documents :

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

- *T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- * & * document member of the same patent family

Date of the actual completion of the international search

21 January 2004

Date of mailing of the international search report

29/01/2004

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Nesso, S

INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 03/23927

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 5 821 144 A (D ANNA PABLO E ET AL) 13 October 1998 (1998-10-13) page 3D ----	1-4,6-9
X	US 5 929 488 A (ENDOU KAZUO) 27 July 1999 (1999-07-27) page 2B ----	1-4
A	US 4 631 563 A (IIZUKA TETSUYA) 23 December 1986 (1986-12-23) the whole document ----	1-10
X	US 6 174 776 B1 (HAO CHING-CHIAO ET AL) 16 January 2001 (2001-01-16) the whole document -----	1-10

INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 03/23927

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
US 5369045	A	29-11-1994	NONE	
US 4753896	A	28-06-1988	JP 2638004 B2 JP 63288058 A	06-08-1997 25-11-1988
US 4621276	A	04-11-1986	JP 1919656 C JP 6044603 B JP 61245566 A US 4677735 A	07-04-1995 08-06-1994 31-10-1986 07-07-1987
US 5155563	A	13-10-1992	GB 2253940 A , B HK 1000745 A1 JP 3063374 B2 JP 5110080 A	23-09-1992 24-04-1998 12-07-2000 30-04-1993
US 5821144	A	13-10-1998	US 5841166 A EP 0951740 A1 WO 9811609 A1	24-11-1998 27-10-1999 19-03-1998
US 5929488	A	27-07-1999	JP 7283414 A DE 69510484 D1 DE 69510484 T2 EP 0676815 A1	27-10-1995 05-08-1999 18-11-1999 11-10-1995
US 4631563	A	23-12-1986	JP 56081972 A US 4639758 A	04-07-1981 27-01-1987
US 6174776	B1	16-01-2001	NONE	