



(51) International Patent Classification:

H01L 21/8247 (2006.01) *H01L 29/786* (2006.01)
G11C 16/04 (2006.01) *H01L 29/788* (2006.01)
H01L 27/115 (2006.01) *H01L 29/792* (2006.01)

(21) International Application Number:

PCT/JP2010/068770

(22) International Filing Date:

18 October 2010 (18.10.2010)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

2009-260211 13 November 2009 (13.11.2009) JP

(71) Applicant (for all designated States except US): SEMI-CONDUCTOR ENERGY LABORATORY CO., LTD.
[JP/JP]; 398, Hase, Atsugi-shi, Kanagawa, 2430036 (JP).

(72) Inventors; and

(75) Inventors/Applicants (for US only): KATO, Kiyoshi
[JP/JP]; c/o SEMICONDUCTOR ENERGY LABORATORY CO., LTD., 398, Hase, Atsugi-shi, Kanagawa, 2430036 (JP). IEDA, Yoshinori. KOYAMA, Jun.

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.


(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

— with international search report (Art. 21(3))

(54) Title: DEVICE INCLUDING NONVOLATILE MEMORY ELEMENT

FIG. 1B



(57) Abstract: A device including a novel nonvolatile memory element is provided. A device including a nonvolatile memory element in which an oxide semiconductor is used as a semiconductor material for a channel formation region. The nonvolatile memory element includes a control gate, a charge accumulation layer which overlaps with the control gate with a first insulating film provided therebetween, and an oxide semiconductor layer formed using an oxide semiconductor material, which overlaps with the charge accumulation layer with a second insulating film provided therebetween.



DESCRIPTION

DEVICE INCLUDING NONVOLATILE MEMORY ELEMENT

5 TECHNICAL FIELD

[0001]

The present invention relates to a device including a nonvolatile memory element capable of electrical writing, reading, and erasing and a method for manufacturing the device. In particular, the present invention relates to a device
10 including a nonvolatile memory element provided with a charge accumulation layer and a method for manufacturing the device.

BACKGROUND ART

[0002]

15 The market has been expanded for nonvolatile memory elements in which data can be electrically rewritten and can be stored even after the power is turned off. Such nonvolatile memory elements have a structure similar to that of a metal oxide semiconductor field effect transistor (MOSFET), in which a charge accumulation layer capable of accumulating charges for a long time is provided between a channel
20 formation region and a control gate. A silicon-based semiconductor material has been known as a semiconductor material for forming a channel formation region which can be applied to the nonvolatile memory element (Patent Document 1).

[Reference]

[0003]

25 [Patent Document 1] Japanese Published Patent Application No.2000-058685

DISCLOSURE OF INVENTION

[0004]

30 However, a nonvolatile memory element using a silicon-based semiconductor material has a problem in that a stable reading operation cannot be sufficiently obtained when the nonvolatile memory element has a larger capacity. This is because the number of memory cells which are connected to one bit line is increased, so that the

leakage current of non-selected memory cells can not be disregarded. As a result, an increase in a memory cell array in size is difficult, and there has been a limitation on a reduction in a proportion of area occupied by a peripheral circuit.

[0005]

5 In view of the above problem, an object of one embodiment of the present invention is to provide a device including a novel nonvolatile memory element.

[0006]

One embodiment of the present invention provides a device including a nonvolatile memory element in which an oxide semiconductor is used as a semiconductor material for a channel formation region. The nonvolatile memory
10 element includes a control gate, a charge accumulation layer which overlaps with the control gate with a first insulating film provided therebetween, and an oxide semiconductor layer formed using an oxide semiconductor material, which overlaps with the charge accumulation layer with a second insulating film provided
15 therebetween.

[0007]

In the above, a conductive material such as a metal material can be employed for the charge accumulation layer. In that case, the charge accumulation layer is provided to be insulated from its periphery; thus, the charge accumulation layer is
20 referred to as a floating gate in some cases. Alternatively, a material other than the conductive material can be used for the charge accumulation layer; for example, a semiconductor material such as silicon or germanium, and an insulating material such as silicon nitride are given. In the case of using an insulating material such as silicon nitride for the charge accumulation layer, the charge accumulation layer is not
25 necessarily provided so as to be insulated from its periphery. For example, in the case of using an insulating material such as silicon nitride for the charge accumulation layer, it is possible that the first insulating film is not provided between the charge accumulation layer and the control gate so that the charge accumulation layer and the control gate can be provided in contact with each other.

30 [0008]

In the above, the device including a nonvolatile memory element includes a source electrode and a drain electrode which are electrically connected to the oxide

semiconductor layer. The source electrode and the drain electrode can be provided so that the source electrode and/or the drain electrode have/has a portion overlapping with the charge accumulation layer with the second insulating film provided therebetween.

[0009]

5 In the above, the nonvolatile memory element can be used for a device including a memory circuit in which memory cells are arranged in matrix. As the memory circuit in which memory cells each including the nonvolatile memory element are arranged in matrix, a NOR-type memory circuit and a NAND-type memory circuit are given, for example. In particular, the nonvolatile memory element can be used for
10 a NOR-type flash memory circuit.

[0010]

In the above, the device including a nonvolatile memory element can be provided with another element. Another element can be formed using the same material, film, and layer as the nonvolatile memory element. For example, the device
15 including a nonvolatile memory element can be provided with a transistor. An oxide semiconductor can be used as a semiconductor material for forming a channel formation region of the transistor. Accordingly, when a transistor including an oxide semiconductor layer is provided in a pixel of a display device, a nonvolatile memory element and the transistor can be formed over one substrate. Alternatively, a transistor
20 including an oxide semiconductor layer can be used as a selection transistor in the memory circuit. In that case, the nonvolatile memory element and the transistor can be electrically connected to each other.

[0011]

In the above, for the oxide semiconductor layer, an In-Ga-Zn-O-based material,
25 an In-Sn-O-based material, an In-Sn-Zn-O-based material, an In-Al-Zn-O-based material, a Sn-Ga-Zn-O-based material, an Al-Ga-Zn-O-based material, a Sn-Al-Zn-O-based material, an In-Zn-O based material, a Sn-Zn-O-based material, an Al-Zn-O-based material, an In-O-based material, a Sn-O-based material, or a Zn-O-based material can be used. The hydrogen concentration of the oxide
30 semiconductor layer can be less than or equal to $5 \times 10^{19} / \text{cm}^3$, preferably less than or equal to $5 \times 10^{18} / \text{cm}^3$, further preferably less than or equal to $5 \times 10^{17} / \text{cm}^3$, further

preferably less than or equal to $1 \times 10^{16} / \text{cm}^3$, further preferably less than $1 \times 10^{16} / \text{cm}^3$. The carrier concentration of the oxide semiconductor layer can be less than $1 \times 10^{14} / \text{cm}^3$, preferably less than $1 \times 10^{12} / \text{cm}^3$, further preferably less than $1 \times 10^{11} / \text{cm}^3$. The off-current of the nonvolatile memory element can be less than or equal to $1 \times 10^{-13} \text{ A}$.

5 [0012]

Note that in this specification and the like, the term such as "over" or "below" does not necessarily mean that a component is placed "directly on" or "directly under" another component. For example, the expression "a first gate electrode over a gate insulating layer" does not exclude the case where a component is placed between the gate insulating layer and the gate electrode. Moreover, the terms such as "over" and "below" are only used for convenience of description and include the case where the relation of components is reversed, unless otherwise specified.

[0013]

In addition, in this specification and the like, the term "electrode" or "wiring" does not limit a function of a component. For example, an "electrode" can be used as part of a "wiring", and vice versa. Further, the term such as "electrode" or "wiring" includes the case where a plurality of "electrodes" or "wirings" is formed in an integrated manner.

[0014]

20 Functions of a "source" and a "drain" are sometimes replaced with each other when a transistor of opposite polarity is used or when the direction of current flowing is changed in circuit operation, for example. Therefore, the terms "source" and "drain" can be replaced with each other in this specification.

[0015]

25 Note that in this specification and the like, the term "electrically connected" includes the case where components are connected through an object having any electric function. There is no particular limitation on an object having any electric function as long as electric signals can be transmitted and received between components that are connected through the object.

30 [0016]

Examples of an object having any electric function are a switching element

such as a transistor, a resistor, an inductor, a capacitor, and an element with a variety of functions as well as an electrode and a wiring.

[0017]

According to one embodiment of the present invention, a stable operation of a circuit can be realized when the circuit is formed using a nonvolatile memory element using an oxide semiconductor. The off-current of the nonvolatile memory element using an oxide semiconductor is extremely small; thus, the leakage current of a non-selected memory cell can be extremely small, leading to a stable operation, in particular, a stable reading operation. Moreover, since the leakage current of the bit line BL is extremely small, the number of memory cells which are connected to one bit line can be increased. Therefore, a device including a nonvolatile memory element which operates stably and is suitable for large capacity can be realized. Such a device including a nonvolatile memory element is particularly effective in the case where a transistor including an oxide semiconductor layer is provided in a pixel of a display device because the nonvolatile memory element and the pixel can be manufactured over one substrate.

BRIEF DESCRIPTION OF DRAWINGS

[0018]

In the accompanying drawings:

FIGS. 1A and 1B illustrate an example of a plan view and a cross-sectional view of a device including a nonvolatile memory element;

FIGS. 2A to 2F illustrate an example of a method for manufacturing a device including a nonvolatile memory element;

FIGS. 3A to 3D illustrate the example of a method for manufacturing a device including a nonvolatile memory element;

FIG. 4 illustrates a relation between a vacuum level and a work function of metal (ϕ_M) and a relation between the vacuum level and electron affinity (χ) of an oxide semiconductor;

FIGS. 5A and 5B illustrate an example of a plan view and a cross-sectional view of a device including a nonvolatile memory element;

FIGS. 6A to 6C illustrate an example of a plan view and a cross-sectional view

of a device including a nonvolatile memory element;

FIGS. 7A and 7B illustrate an example of a plan view and a cross-sectional view of a device including a nonvolatile memory element;

FIGS. 8A and 8B illustrate an example of a plan view and a cross-sectional view of a device including a nonvolatile memory element and a transistor;

FIG. 9 is a diagram showing an example of an equivalent circuit of a nonvolatile memory cell array;

FIG. 10 is a diagram showing an example of an equivalent circuit of a nonvolatile memory cell array;

FIG. 11 is a diagram showing an example of an equivalent circuit of a nonvolatile memory cell array;

FIG. 12 is a block diagram showing an example of a circuit of a device including a nonvolatile memory element;

FIGS. 13A to 13F each illustrate an example of an electronic appliance provided with a device including a nonvolatile memory element;

FIGS. 14A and 14B each illustrate an example of a wireless communication semiconductor device including a nonvolatile memory element;

FIG. 15 illustrates an example of a wireless communication semiconductor device including a nonvolatile memory element; and

FIGS. 16A to 16F each illustrate an example of application of a wireless communication semiconductor device including a nonvolatile memory element.

BEST MODE FOR CARRYING OUT THE INVENTION

[0019]

Embodiments of the present invention will be described below with reference to the drawings. However, the present invention is not limited to the following description. It is easily understood by those skilled in the art that the mode and detail can be changed in various ways unless departing from the scope and spirit of the present invention. Therefore, the present invention should not be construed as being limited to the following description of the embodiments. Note that in describing structures of the present invention with reference to drawings, the same reference numerals are used in common for the same portions in different drawings.

[0020]

Note that the size, the thickness of a layer, and a region of each structure illustrated in the drawings and the like in the embodiments are exaggerated for simplicity in some cases. Therefore, embodiments of the present invention are not
5 limited to such scales.

[0021]

Note that terms with ordinal numbers such as "first", "second", and "third" in this specification are used in order to identify components, and the terms do not limit the components numerically.

10 [0022]

(Embodiment 1)

In this embodiment, a structure, a manufacturing method, and an operation principle of a device including a nonvolatile memory element according to one embodiment of the present invention will be described with reference to FIGS. 1A and
15 1B, FIGS. 2A to 2F, FIGS. 3A to 3D, and FIG. 4.

[0023]

〈Plan structure and cross-sectional structure of nonvolatile memory element〉

FIGS. 1A and 1B illustrate an example of a structure of a nonvolatile memory element. FIG. 1A is a plan view of the nonvolatile memory element and FIG. 1B is a
20 cross-sectional view thereof. FIG. 1B corresponds to a cross-sectional view taken along line C1-C2 in FIG. 1A.

[0024]

A nonvolatile memory element 401 includes a control gate 403 provided over a substrate 402, a first insulating film 404 which overlaps with the control gate 403, a
25 charge accumulation layer 405 in contact with the first insulating film 404, a second insulating film 406 which overlaps with the charge accumulation layer 405, an oxide semiconductor layer 407 which overlaps with the second insulating film 406, and a source electrode 408a and a drain electrode 408b which are electrically connected to the oxide semiconductor layer 407. The charge accumulation layer 405 is provided
30 between the oxide semiconductor layer 407 and the control gate 403.

[0025]

The charge accumulation layer 405 is provided so as to overlap with a channel

formation region included in the oxide semiconductor layer 407 with the second insulating film 406 provided therebetween. Further, the charge accumulation layer 405 is provided so as to overlap with the control gate 403 with the first insulating film 404 provided therebetween.

5 [0026]

An oxide insulating film 409 is provided over the control gate 403, the first insulating film 404, the charge accumulation layer 405, the second insulating film 406, the source electrode 408a, and the drain electrode 408b included in the nonvolatile memory element 401.

10 [0027]

The oxide semiconductor layer 407 has portions overlapping with the source electrode 408a and the drain electrode 408b when seen from the above.

[0028]

A conductive material can be employed for the charge accumulation layer 405. However, one embodiment of the present invention is not limited thereto. A material other than the conductive material can be used for the charge accumulation layer 405; for example, a semiconductor material such as silicon or germanium, and an insulating material such as silicon nitride are given. In the case of using an insulating material such as silicon nitride for the charge accumulation layer 405, the charge accumulation layer 405 is not necessarily provided so as to be insulated from its periphery. For example, in the case of using an insulating material such as silicon nitride for the charge accumulation layer 405, it is possible that the first insulating film 404 is not provided between the charge accumulation layer 405 and the control gate 403 so that the charge accumulation layer 405 and the control gate 403 can be provided in contact with each other.

25 [0029]

Here, when seen from the above, the source electrode 408a and/or the drain electrode 408b preferably include/includes a portion overlapping with the charge accumulation layer 405 with the second insulating film 406 provided therebetween. In other words, it is preferable that only the second insulating film 406 be provided between the source electrode 408a and the charge accumulation layer 405 and/or between the drain electrode 408b and the charge accumulation layer 405, without the

oxide semiconductor layer 407. That is, the source electrode 408a and/or the drain electrode 408b preferably include/includes a portion in contact with the second insulating film 406, and in the portion in contact with the second insulating film 406, the source electrode 408a and/or the drain electrode 408b include/includes a portion
5 overlapping with the charge accumulation layer 405 with the second insulating film 406 provided therebetween.

[0030]

In order to employ such a structure, the charge accumulation layer 405 and the oxide semiconductor layer 407 are formed to have a portion where they do not overlap
10 with each other, when seen from the above. For example, as illustrated in FIG. 1A, the width of the oxide semiconductor layer 407 can be smaller than the width of the charge accumulation layer 405 in a channel length direction (a direction along line C1-C2). Thus, when the source electrode 408a and the drain electrode 408b which overlap with
15 part of the oxide semiconductor layer 407 later are formed, it is possible that the source electrode 408a and the drain electrode 408b each inevitably include a portion which overlaps with the charge accumulation layer 405 with the second insulating film 406 provided therebetween, at least in the channel length direction.

[0031]

Further, as illustrated in FIG. 1A, the width of the oxide semiconductor layer
20 407 can be smaller than the width of the charge accumulation layer 405 in a channel width direction. The width of the source electrode 408a and/or the width of the drain electrode 408b can be larger than the width of the oxide semiconductor layer 407 in a channel width direction. Accordingly, in the channel width direction, the source electrode 408a and/or the drain electrode 408b can be formed so as to include a portion
25 overlapping with the charge accumulation layer 405 with the second insulating film 406 provided therebetween.

[0032]

For the oxide semiconductor layer 407, an In-Ga-Zn-O-based material, an In-Sn-O-based material, an In-Sn-Zn-O-based material, an In-Al-Zn-O-based material, a
30 Sn-Ga-Zn-O-based material, an Al-Ga-Zn-O-based material, a Sn-Al-Zn-O-based material, an In-Zn-O based material, a Sn-Zn-O-based material, an Al-Zn-O-based material, an In-O-based material, a Sn-O-based material, or a Zn-O-based material is

preferably used.

[0033]

The oxide semiconductor layer 407 is preferably highly purified by sufficient removal of impurities such as hydrogen. Specifically, the hydrogen concentration of the oxide semiconductor layer 407 is less than or equal to $5 \times 10^{19} / \text{cm}^3$, preferably less than or equal to $5 \times 10^{18} / \text{cm}^3$, further preferably less than or equal to $5 \times 10^{17} / \text{cm}^3$, further preferably less than or equal to $1 \times 10^{16} / \text{cm}^3$, further preferably less than $1 \times 10^{16} / \text{cm}^3$. The carrier concentration of the oxide semiconductor layer 407 can be less than $1 \times 10^{14} / \text{cm}^3$, preferably less than $1 \times 10^{12} / \text{cm}^3$, further preferably less than $1 \times 10^{11} / \text{cm}^3$. The carrier concentration of the oxide semiconductor layer 407 which is highly purified by sufficient reduction in the hydrogen concentration is sufficiently small (approximately $1 \times 10^{14} / \text{cm}^3$) as compared with the carrier concentration of a general silicon wafer (a silicon wafer to which a small amount of an impurity element such as phosphorus or boron is added).

[0034]

With the use of such an oxide semiconductor which is highly purified by sufficient reduction in the hydrogen concentration, of sufficiently low carrier concentration, and i-type or substantially i-type, the nonvolatile memory element 401 having extremely excellent off-current characteristics can be obtained. For example, when the drain voltage V_d applied to a drain electrode is +1 V or +10 V and the gate voltage V_g applied to a control gate is in the range of -5 V to -20 V, the off-current at a normal temperature is less than or equal to 1×10^{-13} A. As described above, the oxide semiconductor layer 407 which is highly purified by sufficient reduction in the hydrogen concentration is employed, so that the off-current of the nonvolatile memory element 401 is reduced. Accordingly, a device with a novel structure including the nonvolatile memory element 401 can be realized. Note that the hydrogen concentration of the oxide semiconductor layer 407 is measured by secondary ion mass spectroscopy (SIMS).

[0035]

A conductive film can be used as a material for the source electrode and the drain electrode. Specifically, an element selected from Al, Cr, Cu, Ta, Ti, Mo, and W,

an alloy containing any of these elements as a component, an alloy film containing any of these elements in combination, or the like is given. Alternatively, one or more materials selected from manganese, magnesium, zirconium, beryllium, thorium, and yttrium may be used. The conductive film may have a single-layer structure or a stacked structure of two or more layers. For example, a single-layer structure of an aluminum film including silicon, a two-layer structure in which a titanium film is stacked over an aluminum film, and a three-layer structure in which a titanium film, an aluminum film, and a titanium film are stacked in this order are given. Alternatively, a film, an alloy film, or a nitride film of a combination of Al and one or more elements selected from the followings may be used: titanium (Ti), tantalum (Ta), tungsten (W), molybdenum (Mo), chromium (Cr), neodymium (Nd), and scandium (Sc). Further alternatively, an In-Ga-Zn-O-based oxide conductive semiconductor film, an In-Sn-O-based oxide conductive semiconductor film, an In-Sn-Zn-O-based oxide conductive semiconductor film, an In-Al-Zn-O-based oxide conductive semiconductor film, a Sn-Ga-Zn-O-based oxide conductive semiconductor film, an Al-Ga-Zn-O-based oxide conductive semiconductor film, a Sn-Al-Zn-O-based oxide conductive semiconductor film, an In-Zn-O-based oxide conductive semiconductor film, a Sn-Zn-O-based oxide conductive semiconductor film, an Al-Zn-O-based oxide conductive semiconductor film, an In-O-based oxide conductive semiconductor film, a Sn-O-based oxide conductive semiconductor film, or a Zn-O-based oxide conductive semiconductor film can be used. In that case, as compared with a material for the oxide semiconductor layer 407, a material whose conductivity is high or whose resistivity is low is preferably used. The conductivity of an oxide conductive film can be increased by an increase in the carrier concentration. The carrier concentration (the electron concentration) of an oxide conductive film can be increased by an increase in the hydrogen concentration. Further, the carrier concentration (the electron concentration) of an oxide conductive film can be increased by an increase in oxygen deficiency.

[0036]

In an element whose channel formation region is formed using a silicon-based material, a step of implantation of an impurity element imparting a conductivity type, such as phosphorus or boron, or a step of formation of a semiconductor layer including

the impurity element is needed for forming a source region and a drain region. Further, a step of activation of the impurity element is needed. On the other hand, in an element whose channel formation region is formed using an oxide semiconductor layer according to one embodiment of the present invention, a special step for forming the source region and the drain region is not needed.

[0037]

The element whose channel formation region is formed using an oxide semiconductor layer can be formed without an impurity element imparting a conductivity type such as phosphorus or boron, which is one of the characteristics of the element. The above-described element using an oxide semiconductor layer according to one embodiment of the present invention is a novel element that is entirely different from an element using a silicon-based material.

[0038]

〈Method for manufacturing device including nonvolatile memory element〉

Steps of manufacturing the nonvolatile memory element 401 will be described with reference to FIGS. 2A to 2F and FIGS. 3A to 3D.

[0039]

First, a conductive film 410 is formed over the substrate 402, and then the control gate 403 is formed by a photolithography step. Note that a resist mask may be formed by an ink-jet method. When a resist mask is formed by an ink-jet method, a manufacture cost can be reduced because a photomask is not used (see FIGS. 2A and 2B).

[0040]

As the substrate 402, a substrate having an insulating surface can be used. It is necessary that the substrate 402 have at least heat resistance high enough to withstand heat treatment performed later. For example, a glass substrate made of barium borosilicate glass, aluminoborosilicate glass, or the like can be used.

[0041]

When the temperature of the heat treatment performed later is high, a glass substrate having a strain point of 730 °C or higher can be used. The glass substrate can be formed using a material such as aluminosilicate glass, aluminoborosilicate glass,

or barium borosilicate glass, for example. In general, more practical glass with heat resistance can be obtained when it contains a larger amount of barium oxide (BaO) than boron oxide (B_2O_3). Therefore, a glass substrate containing a larger amount of BaO than B_2O_3 is preferably used.

5 [0042]

Instead of the glass substrate, a substrate formed of an insulator, such as a ceramic substrate, a quartz substrate, a sapphire substrate, or a crystallized glass substrate can be used. Alternatively, a semiconductor substrate over which an insulating film is formed, or the like can be used.

10 [0043]

An insulating film serving as a base film may be provided between the substrate 402 and the control gate 403. The base film has a function of preventing diffusion of an impurity element from the substrate 402, and can be formed to have a single-layer structure or a stacked structure using one or more films selected from a
15 silicon nitride film, a silicon oxide film, a silicon nitride oxide film, and a silicon oxynitride film.

[0044]

The control gate 403 can be formed to have a single-layer or stacked-layer structure using a metal material such as molybdenum, titanium, chromium, tantalum,
20 tungsten, aluminum, copper, neodymium, or scandium, or an alloy material which contains any of these materials as its main component. For example, as a two-layer structure, any of the following structures is preferable: a two-layer structure of an aluminum layer and a molybdenum layer stacked thereover, a two-layer structure of a copper layer and a molybdenum layer stacked thereover, a two-layer structure of a
25 copper layer and a titanium nitride layer or a tantalum nitride layer stacked thereover, a two-layer structure of a titanium nitride layer and a molybdenum layer, and a two-layer structure of a tungsten nitride layer and a tungsten layer. As a three-layer structure, a stacked-layer of a tungsten layer or a tungsten nitride layer, an alloy of aluminum and silicon or an alloy of aluminum and titanium, and a titanium nitride layer or a titanium
30 layer is preferable.

[0045]

Next, the first insulating film 404 is formed over the control gate 403 (see FIG.

2C).

[0046]

The first insulating film 404 can be formed to have a single layer of a silicon oxide layer, a silicon nitride layer, a silicon oxynitride layer, a silicon nitride oxide layer, or an aluminum oxide layer or a stacked layer thereof by a plasma CVD method, a sputtering method, or the like. For example, a silicon oxynitride layer may be formed by a plasma CVD method using SiH_4 , oxygen, and nitrogen as a deposition gas. The thickness of the first insulating film 404 can be set to 10 to 100 nm, for example, 20 to 40 nm.

[0047]

Next, a conductive film 411 is formed over the first insulating film 404, and then the charge accumulation layer 405 is formed by a photolithography step (see FIGS. 2D and 2E).

[0048]

The conductive film 411 is formed by a plasma CVD method, a sputtering method, or the like, and after that, the charge accumulation layer 405 is formed by a photolithography step. As a material for the charge accumulation layer 405, a metal layer including an element selected from Al, Cr, Ta, Ti, Mo, and W, a metal nitride layer including any of these elements as a component (a titanium nitride layer, a molybdenum nitride layer, a tungsten nitride layer), or the like can be used. Typically, a tungsten layer, a titanium nitride layer, and a molybdenum layer are given, and a tungsten layer can be used, for example.

[0049]

Next, the second insulating film 406 is formed over the charge accumulation layer 405. The second insulating film 406 is an insulating film in which a tunneling current flows; thus, the second insulating film 406 is preferably thinner than the first insulating film 404. In addition, the second insulating film 406 is preferably a dense film having high threshold voltage and high reliability. The thickness of the second insulating film 406 depends on the channel length L , and can be greater than or equal to 6 nm and less than or equal to 20 nm, preferably greater than or equal to 8 nm and less than or equal to 12 nm, for example. The second insulating film 406 can be formed to a thickness of 10 nm, for example. The second insulating film 406 can be formed to

have a single layer of a silicon oxide layer, a silicon nitride layer, a silicon oxynitride layer, a silicon nitride oxide layer, or an aluminum oxide layer or a stacked layer thereof by a plasma CVD method, a sputtering method, or the like. For example, a silicon oxynitride layer can be formed by a plasma CVD method using SiH_4 , oxygen, and nitrogen as a deposition gas (see FIG. 2F).

[0050]

Next, an oxide semiconductor film 412 is formed over the second insulating film 406 (see FIG. 3A).

[0051]

Note that before the oxide semiconductor film 412 is formed, dust on a surface of the second insulating film 406 is preferably removed by reverse sputtering in which an argon gas is introduced to a sputtering apparatus and plasma is generated. Instead of an argon atmosphere, a nitrogen atmosphere, a helium atmosphere, an oxygen atmosphere, or the like may be used.

[0052]

As the oxide semiconductor film 412, an In-Ga-Zn-O-based oxide semiconductor film, an In-Sn-O-based oxide semiconductor film, an In-Sn-Zn-O-based oxide semiconductor film, an In-Al-Zn-O-based oxide semiconductor film, a Sn-Ga-Zn-O-based oxide semiconductor film, an Al-Ga-Zn-O-based oxide semiconductor film, a Sn-Al-Zn-O-based oxide semiconductor film, an In-Zn-O-based oxide semiconductor film, a Sn-Zn-O-based oxide semiconductor film, an Al-Zn-O-based oxide semiconductor film, an In-O-based oxide semiconductor film, a Sn-O-based oxide semiconductor film, or a Zn-O-based oxide semiconductor film can be used. In this embodiment, the oxide semiconductor film 412 is formed using an In-Ga-Zn-O-based metal oxide target by a sputtering method. The oxide semiconductor film 412 can be formed by a sputtering method in a rare gas (typically argon) atmosphere, an oxygen atmosphere, or an atmosphere containing a rare gas (typically argon) and oxygen. In the case of using a sputtering method, the oxide semiconductor film 412 may be formed using a target including SiO_2 at greater than or equal to 2 wt% and less than or equal to 10 wt%.

[0053]

As a target for forming the oxide semiconductor film 412 by a sputtering

method, a metal oxide target including zinc oxide as its main component can be used. As another example of the metal oxide target, a metal oxide target including In, Ga, and Zn (with a composition ratio of In_2O_3 : Ga_2O_3 : ZnO = 1:1:1 (molar ratio)) can be used. As the metal oxide target including In, Ga, and Zn, a target with a composition ratio of
5 In_2O_3 : Ga_2O_3 : ZnO = 1:1:2 (molar ratio) or a target with a composition ratio of In_2O_3 : Ga_2O_3 : ZnO = 1:1:4 (molar ratio) can also be used. The filling rate of the metal oxide target is greater than or equal to 90 % and less than or equal to 100 %, and preferably greater than or equal to 95 % and less than or equal to 99.9 %. The use of a metal oxide target having a high filling rate makes it possible to form a dense oxide
10 semiconductor film.

[0054]

As a sputtering gas used in formation of the oxide semiconductor film 412, a high-purity gas in which the concentration of an impurity such as hydrogen, water, hydroxyl, or hydride is reduced to approximately the ppm level or the ppb level is
15 preferably used.

[0055]

Examples of a sputtering method include an RF sputtering method in which a high-frequency power source is used as a sputtering power source, a DC sputtering method, and a pulsed DC sputtering method in which a bias is applied in a pulsed
20 manner. An RF sputtering method is mainly used in the case of forming an insulating film, and a DC sputtering method is mainly used in the case of forming a metal film.

[0056]

There is also a multi-source sputtering apparatus in which a plurality of targets of different materials can be set. With the multi-source sputtering apparatus, films of
25 different materials can be deposited to be stacked in one chamber, and films of plural kinds of materials can be deposited by electric discharge at the same time in one chamber.

[0057]

There are also a sputtering apparatus provided with a magnet system inside the
30 chamber and used for a magnetron sputtering method, and a sputtering apparatus used for an ECR sputtering method in which plasma generated with the use of microwaves is

used without using glow discharge.

[0058]

As a film formation method using a sputtering method, there are also a reactive sputtering method in which a target substance and a sputtering gas component are chemically reacted with each other during film formation to form a thin film of a compound thereof, and a bias sputtering method in which voltage is also applied to a substrate during film formation.

[0059]

The oxide semiconductor film 412 is formed by any of the above sputtering methods.

[0060]

When the oxide semiconductor film 412 is formed, the substrate is held inside a treatment chamber which is kept in a reduced pressure state, and the substrate temperature is set to be greater than or equal to 100 °C and less than or equal to 600 °C, preferably greater than or equal to 200 °C and less than or equal to 400 °C. By heating the substrate during deposition, the impurity concentration of the oxide semiconductor film formed can be reduced. In addition, damage by sputtering can be reduced. A sputtering gas from which hydrogen and moisture have been removed is introduced while residual moisture in the treatment chamber is removed, and a metal oxide is used as a target. Thus, the oxide semiconductor film is formed over the substrate. In order to remove residual moisture in the treatment chamber, an entrapment vacuum pump is preferably used. For example, a cryopump, an ion pump, or a titanium sublimation pump is preferably used. An evacuation unit can be a turbo pump provided with a cold trap. In the deposition chamber in which evacuation is performed with the cryopump, a hydrogen atom and a compound containing a hydrogen atom, such as water (H₂O) (preferably, a compound including a carbon atom as well), are removed, for example; thus, the impurity concentration of the oxide semiconductor film formed in the deposition chamber can be reduced.

[0061]

As an example of film formation conditions, the following conditions are employed: the distance between the substrate and the target is 100 mm, the pressure is

0.6 Pa, the direct-current (DC) power is 0.5 kW, and an oxygen atmosphere (the proportion of the oxygen flow is 100 %) is used. A pulse direct current (DC) power supply is preferable because powder substances (also referred to as particles or dust) generated in the film formation can be reduced and the film thickness can be made uniform. Note that an appropriate thickness differs depending on an oxide semiconductor material and the size and structure of an element, and the thickness may be set as appropriate depending on the material, and the size and structure of an element. For example, the thickness of the oxide semiconductor film can be set to greater than or equal to 2 nm and less than or equal to 200 nm. In the case where the channel length is short, the thickness of the oxide semiconductor film can be set to greater than or equal to 5 nm and less than or equal to 30 nm, for example. The size of an element is reduced in such a manner, high integration can be achieved, a short-channel effect can be suppressed by reduction in the thickness of the oxide semiconductor film.

[0062]

Next, the oxide semiconductor film 412 is processed into an island-shaped oxide semiconductor layer in a photolithography step. A resist mask for forming the island-shaped oxide semiconductor layer may be formed by an ink-jet method. When the resist mask is formed by an ink-jet method, a photomask is not used; thus, the manufacture cost can be reduced.

[0063]

Next, first heat treatment is performed on the oxide semiconductor layer. Dehydration or dehydrogenation of the oxide semiconductor layer can be performed through the first heat treatment. The temperature of the first heat treatment is higher than or equal to 400 °C and lower than or equal to 750 °C, preferably higher than or equal to 400 °C and lower than the strain point of the substrate. Here, the substrate is introduced into an electric furnace which is one of heat treatment apparatuses, heat treatment is performed on the oxide semiconductor layer in a nitrogen atmosphere at 450 °C for one hour, and then, the oxide semiconductor layer is not exposed to the air so that entry of water and hydrogen into the oxide semiconductor layer is prevented; thus, an oxide semiconductor layer 407 is obtained (see FIG. 3B).

[0064]

The heat treatment apparatus is not limited to the electric furnace and may be the one provided with a device for heating a process object using heat conduction or heat radiation from a heating element such as a resistance heating element. For example, an RTA (rapid thermal annealing) apparatus such as a GRTA (gas rapid thermal annealing) apparatus or an LRTA (lamp rapid thermal annealing) apparatus can be used. An LRTA apparatus is an apparatus for heating a process object by radiation of light (an electromagnetic wave) emitted from a lamp such as a halogen lamp, a metal halide lamp, a xenon arc lamp, a carbon arc lamp, a high-pressure sodium lamp, or a high-pressure mercury lamp. A GRTA apparatus is an apparatus for heat treatment using a high-temperature gas. As the gas, an inert gas which does not react with a process object by heat treatment, such as nitrogen or a rare gas such as helium, neon, or argon is used.

[0065]

For example, as the first heat treatment, GRTA may be performed in the following manner. The substrate is transferred and put in an inert gas which has been heated to a high temperature of 650 °C to 700 °C, heated for several minutes, and transferred and taken out of the inert gas which has been heated to a high temperature. GRTA enables a high-temperature heat treatment in a short time.

[0066]

Note that an inert gas such as nitrogen or a rare gas such as helium, neon, or argon can be used as an atmosphere of the first heat treatment. It is preferable that water, hydrogen, and the like be not contained in the atmosphere of the first heat treatment. Alternatively, the purity of nitrogen or a rare gas such as helium, neon, or argon introduced into a heat treatment apparatus is preferably greater than or equal to 6N (99.9999 %), further preferably greater than or equal to 7N (99.99999 %) (that is, the impurity concentration is less than or equal to 1 ppm, preferably less than or equal to 0.1 ppm).

[0067]

In the case where an electrical furnace is used in the first heat treatment, an atmosphere can be changed when a heat treatment temperature falls. For example, an inert gas such as nitrogen or a rare gas such as helium, neon, or argon is used as an

atmosphere during heat treatment, and the atmosphere is switched to an atmosphere containing oxygen when the heat treatment temperature falls. As the atmosphere containing oxygen, an oxygen gas or a mixed gas of an oxygen gas and a nitrogen gas can be used. In the case where the atmosphere containing oxygen is employed, it is preferable that the atmosphere do not contain water, hydrogen, or the like. Alternatively, the purity of the oxygen gas or the nitrogen used is preferably greater than or equal to 6N (99.9999 %), further preferably greater than or equal to 7N (99.99999 %) (that is, the impurity concentration is less than or equal to 1 ppm, preferably less than or equal to 0.1 ppm).

10 [0068]

Further, the oxide semiconductor layer may be crystallized to be a microcrystalline or a polycrystalline depending on the condition of the first heat treatment or a material of the oxide semiconductor layer. For example, the oxide semiconductor layer may be crystallized to be a microcrystalline oxide semiconductor having a degree of crystallization of 90 % or more, or 80 % or more. The oxide semiconductor may become an amorphous oxide semiconductor containing no crystalline component depending on the condition of the first heat treatment or a material of the oxide semiconductor. The oxide semiconductor may become an oxide semiconductor in which a microcrystalline portion (with a grain diameter greater than or equal to 1 nm and less than or equal to 20 nm, typically greater than or equal to 2 nm and less than or equal to 4 nm) is mixed into an amorphous oxide semiconductor.

[0069]

The first heat treatment may be performed on the oxide semiconductor film 412 before being processed into the island-shaped oxide semiconductor layer, instead of on the island-shaped oxide semiconductor layer. In that case, after the first heat treatment, the substrate is taken out of the heating apparatus and a photolithography step is performed.

[0070]

The heat treatment having an effect of dehydrating or dehydrogenating the oxide semiconductor layer may be performed at any of the following timings: after the oxide semiconductor layer is formed; after a source electrode and a drain electrode are

formed over the oxide semiconductor layer; and after a protective insulating film is formed over the source electrode and the drain electrode.

[0071]

The conductive film is formed over the second insulating film 406 and the oxide semiconductor layer 407. Then, a resist mask is formed over the conductive film by a photolithography step, and subjected to selective etching so that the source electrode 408a and the drain electrode 408b are formed. After that, the resist mask is removed (see FIG. 3C).

[0072]

A conductive film can be used as a material for the source electrode 408a and the drain electrode 408b. The conductive film can be formed using a sputtering method or a vacuum evaporation method. Specifically, an element selected from Al, Cr, Cu, Ta, Ti, Mo, and W, an alloy containing any of these elements as a component, an alloy film containing any of these elements in combination, or the like is given. Alternatively, one or more materials selected from manganese, magnesium, zirconium, beryllium, thorium, and yttrium may be used. The conductive film may have a single-layer structure or a stacked structure of two or more layers. For example, a single-layer structure of an aluminum film including silicon, a two-layer structure in which a titanium film is stacked over an aluminum film, and a three-layer structure in which a titanium film, an aluminum film, and a titanium film are stacked in this order are given. Alternatively, a film, an alloy film, or a nitride film of a combination of Al and one or more elements selected from the followings may be used: titanium (Ti), tantalum (Ta), tungsten (W), molybdenum (Mo), chromium (Cr), neodymium (Nd), and scandium (Sc). Further alternatively, an In-Ga-Zn-O-based oxide conductive semiconductor film, an In-Sn-O-based oxide conductive semiconductor film, an In-Sn-Zn-O-based oxide conductive semiconductor film, an In-Al-Zn-O-based oxide conductive semiconductor film, a Sn-Ga-Zn-O-based oxide conductive semiconductor film, an Al-Ga-Zn-O-based oxide conductive semiconductor film, a Sn-Al-Zn-O-based oxide conductive semiconductor film, an In-Zn-O-based oxide conductive semiconductor film, a Sn-Zn-O-based oxide conductive semiconductor film, an Al-Zn-O-based oxide conductive semiconductor film, an In-O-based oxide conductive semiconductor film, a Sn-O-based oxide conductive semiconductor film, or a

Zn-O-based oxide conductive semiconductor film can be used. In that case, as compared with a material for the oxide semiconductor layer 407, a material whose conductivity is high or whose resistivity is low is preferably used. The conductivity of an oxide conductive film can be increased by an increase in the carrier concentration.

5 The carrier concentration of an oxide conductive film can be increased by an increase in the hydrogen concentration. Further, the carrier concentration of an oxide conductive film can be increased by an increase in oxygen deficiency.

[0073]

10 In the case where heat treatment is performed after formation of the conductive film, the conductive film preferably has heat resistance enough to withstand the heat treatment.

[0074]

15 Here, when seen from the above, the source electrode 408a and/or the drain electrode 408b preferably include/includes a portion overlapping with the charge accumulation layer 405 with the second insulating film 406 provided therebetween. In other words, it is preferable that only the second insulating film 406 be provided between the source electrode 408a and the charge accumulation layer 405 and/or between the drain electrode 408b and the charge accumulation layer 405, without the oxide semiconductor layer 407. That is, the source electrode 408a and/or the drain
20 electrode 408b preferably include/includes a portion in contact with the second insulating film 406, and in the portion in contact with the second insulating film 406, source electrode 408a and/or the drain electrode 408b include/includes a portion overlapping with the charge accumulation layer 405 with the second insulating film 406 provided therebetween. In order to employ such a structure, the charge accumulation
25 layer 405 and the oxide semiconductor layer 407 are formed to have a portion where they do not overlap with each other, when seen from the above.

[0075]

30 Ultraviolet light, KrF laser light, or ArF laser light can be used for light exposure for forming the resist mask in the photolithography step for forming the source electrode 408a and the drain electrode 408b. The channel length L of the nonvolatile memory element 401 is determined by a distance between a lower end of the source electrode and a lower end of the drain electrode which are adjacent to each other over

the oxide semiconductor layer 407. In the case where light exposure is performed for a channel length L of less than 25 nm, the light exposure at the time of the formation of the resist mask in the photolithography step is performed using extreme ultraviolet light having an extremely short wavelength of several nanometers to several tens of nanometers. The exposure with extreme ultraviolet light yields high resolution and a great depth of focus; thus, the channel length L can be greater than or equal to 10 nanometers and less than or equal to 1000 nanometers. Accordingly, an element can be reduced in size, leading to high integration. Further, the operation speed of a circuit can be increased, and furthermore, an off current can be extremely small, so that low power consumption can be achieved.

[0076]

In this embodiment, as the conductive film for forming the source electrode 408a and the drain electrode 408b, a Ti film is used. As an etchant for the conductive film, an ammonia hydrogen peroxide mixture (a mixed solution of ammonia, water, and a hydrogen peroxide solution) is used.

[0077]

Note that in the photolithography step, part of the oxide semiconductor layer 407 is etched, whereby an oxide semiconductor layer having a groove (a depressed portion) might be formed. A resist mask for forming the source electrode 408a and the drain electrode 408b may be formed by an ink-jet method. When the resist mask is formed by an ink-jet method, a photomask is not used; thus, the manufacture cost can be reduced.

[0078]

Further, an oxide conductive layer may be formed between the oxide semiconductor layer 407 and the source electrode 408a and between the oxide semiconductor layer 407 and the drain electrode 408b. The oxide conductive layer and a metal layer for forming the source and drain electrodes can be formed successively. In that case, the oxide conductive layer can function as source and drain regions. When the oxide conductive layer is provided, the resistance of the source and drain regions can be reduced and performance of the circuit can be increased.

[0079]

In order to reduce the number of photomasks used in a photolithography step

and reduce the number of photolithography steps, an etching step may be performed with the use of a resist mask formed using a multi-tone mask which is a light-exposure mask through which light is transmitted to have a plurality of intensities. A resist mask formed using a multi-tone mask has a plurality of thicknesses and further can be changed in shape by etching; thus, the resist mask can be used in a plurality of etching steps for processing into different patterns. That is, a resist mask corresponding to at least two kinds of different patterns can be formed by using a multi-tone mask. Thus, the number of light-exposure masks can be reduced and the number of corresponding photolithography steps can also be reduced, whereby a process can be simplified.

10 [0080]

Next, plasma treatment is performed using a gas such as N_2O , N_2 , or Ar. This plasma treatment removes water or the like attached to an exposed surface of the oxide semiconductor layer. Plasma treatment may be performed using a mixed gas of oxygen and argon.

15 [0081]

After the plasma treatment, an oxide insulating film 409 which functions as a protective insulating film in contact with part of the oxide semiconductor layer is formed without exposure to the air.

[0082]

20

The oxide insulating film 409 can be formed to at least 1 nm by a method such as a sputtering method, by which impurities such as water and hydrogen are prevented from being mixed to the oxide insulating film 409, as appropriate. When hydrogen is contained in the oxide insulating film 409, the hydrogen may enter the oxide semiconductor layer or extract oxygen in the oxide semiconductor layer, whereby the backchannel of the oxide semiconductor layer might have a lower resistance (have an n-type conductivity) and a parasitic channel might be formed. Therefore, it is important that a formation method in which hydrogen is not used is employed in order to form the oxide insulating film 409 containing as little hydrogen as possible.

25

[0083]

30

In this embodiment, a 200-nm-thick silicon oxide film is formed as the oxide insulating film 409 by a sputtering method. The substrate temperature in film formation may be greater than or equal to room temperature and less than or equal to

300 °C and in this embodiment, is 100 °C. The formation of the silicon oxide film by a sputtering method can be performed in a rare gas (typically argon) atmosphere, an oxygen atmosphere, or an atmosphere of a rare gas (typically argon) and oxygen. As a target, a silicon oxide target or a silicon target can be used. For example, with the use
5 of a silicon target, silicon oxide can be formed by a sputtering method in an atmosphere of oxygen and nitrogen. As the oxide insulating film 409 which is formed in contact with the oxide semiconductor layer having a low resistance, an inorganic insulating film which does not include impurities such as moisture, a hydrogen ion, and OH⁻ and blocks entry of these impurities from the outside is used. Typically, a silicon oxide
10 film, a silicon oxynitride film, an aluminum oxide film, an aluminum oxynitride film, or the like is used.

[0084]

In that case, it is preferable to remove residual moisture in the treatment chamber in the formation of the oxide insulating film 409, in order that hydrogen, a
15 hydroxyl group, or moisture is not contained in the oxide semiconductor layer 407 and the oxide insulating film 409.

[0085]

In order to remove residual moisture in the treatment chamber, an entrapment vacuum pump is preferably used. For example, a cryopump, an ion pump, or a
20 titanium sublimation pump is preferably used. An evacuation unit can be a turbo pump provided with a cold trap. In the deposition chamber in which evacuation is performed with the cryopump, a hydrogen atom and a compound containing a hydrogen atom, such as water (H₂O), are removed, for example; thus, the impurity concentration of the oxide insulating film 409 formed in the deposition chamber can be reduced.

[0086]

As a sputtering gas used in formation of the oxide insulating film 409, a high-purity gas in which the concentration of an impurity such as hydrogen, water, hydroxyl, or hydride is reduced to approximately the ppm level or the ppb level is preferably used. The oxide insulating film 409 is preferably formed to be an
30 oxygen-excess film.

[0087]

Next, second heat treatment is performed in an inert gas atmosphere or an oxygen gas atmosphere (preferably at 200 to 400 °C, e.g. 250 to 350 °C). For example, the second heat treatment is performed in a nitrogen atmosphere at 250 °C for one hour. The second heat treatment can reduce variations in electric characteristics of the nonvolatile memory element.

[0088]

In the case where the nonvolatile memory element 401 is manufactured in such a manner, the hydrogen concentration of the oxide semiconductor layer 407 is less than or equal to $5 \times 10^{19} / \text{cm}^3$, and the off-current of the nonvolatile memory element 401 is less than or equal to $1 \times 10^{-13} \text{ A}$. The carrier concentration of the oxide semiconductor layer 407 is less than $1 \times 10^{14} / \text{cm}^3$. For example, the carrier concentration of the oxide semiconductor layer 407 is less than $6.0 \times 10^{10} / \text{cm}^3$. As described above, the oxide semiconductor layer 407 which is highly purified by sufficient reduction in the hydrogen concentration is employed, so that the nonvolatile memory element 401 with excellent characteristics can be obtained.

[0089]

Note that silicon carbide (e.g., 4H-SiC) is given as a semiconductor material which can be compared with an oxide semiconductor. An oxide semiconductor and 4H-SiC have some things in common. The carrier density is one of them. In accordance with Fermi-Dirac distribution at a normal temperature, the density of minority carriers in an oxide semiconductor is estimated to be approximately $10^{-7} / \text{cm}^3$. This value of the minority carrier density is extremely small similarly to that in 4H-SiC, $6.7 \times 10^{-11} / \text{cm}^3$. When the minority carrier density of an oxide semiconductor is compared with the intrinsic carrier density of silicon (approximately $1.4 \times 10^{10} / \text{cm}^3$), it can be understood well that the minority carrier density of an oxide semiconductor is significantly low.

[0090]

Further, the energy band gap of an oxide semiconductor is 3.0 eV to 3.5 eV and the energy band gap of 4H-SiC is 3.26 eV, for example.

Thus, an oxide semiconductor and silicon carbide are similar in that they are both wide-gap semiconductors.

[0091]

On the other hand, there is a major difference between an oxide semiconductor and silicon carbide, that is, the process temperature. Since heat treatment for activation at 1500 °C to 2000 °C is usually needed in a semiconductor process using silicon carbide, it is difficult to form a stack of silicon carbide and a semiconductor element formed using a semiconductor material other than silicon carbide. This is because a semiconductor substrate, the semiconductor element, or the like is damaged at such high temperatures. Meanwhile, an oxide semiconductor can be formed with heat treatment at 300 °C to 500 °C (the glass transition temperature or lower, up to about 700 °C); therefore, it is possible to form an integrated circuit with the use of a semiconductor material other than an oxide semiconductor and then to form a semiconductor element including an oxide semiconductor.

[0092]

In addition, in contrast to silicon carbide, an oxide semiconductor is advantageous because a low heat-resistant substrate such as a glass substrate can be used. Moreover, an oxide semiconductor does not need to be subjected to heat treatment at high temperature, so that energy cost can be reduced sufficiently as compared to silicon carbide, which is another advantage.

[0093]

Although a lot of researches on properties of an oxide semiconductor such as density of state (DOS) have been conducted, they do not include the idea of sufficiently reducing the DOS itself in the energy gap. According to one embodiment of the present invention, a highly purified oxide semiconductor is formed by removing water or hydrogen which might affect the DOS. This is based on the idea that the DOS itself is sufficiently reduced. Such a highly purified oxide semiconductor enables fabrication of very excellent industrial products.

[0094]

Further, it is also possible to form a more highly purified (i-type) oxide semiconductor by supplying oxygen to a dangling bond of metal which is generated by oxygen vacancy and reducing the DOS due to the oxygen vacancy. For example, an oxygen-excess oxide film is formed in close contact with a channel formation region

and then oxygen is supplied to the channel formation region from the oxide film, so that the DOS due to oxygen vacancy can be reduced.

[0095]

A defect of an oxide semiconductor is said to be attributed to a level of 0.1 to 0.2 eV under the conduction band due to excessive hydrogen, a deep level due to shortage of oxygen, or the like. Thorough removal of hydrogen and sufficient supply of oxygen for elimination of such a defect are right as a technological thought.

[0096]

An oxide semiconductor is generally considered as an n-type semiconductor; however, according to one embodiment of the present invention, an i-type semiconductor is realized by removing impurities, particularly water and hydrogen. In this respect, it can be said that one embodiment of the disclosed invention includes a novel technical idea because it is different from an i-type semiconductor such as silicon added with an impurity.

[0097]

Here, an example in which the nonvolatile memory element using the oxide semiconductor layer is manufactured using a bottom-gate nonvolatile memory transistor is described. However, one embodiment of the present invention is not limited thereto, and alternatively, a top-gate nonvolatile memory transistor may be used.

[0098]

〈Relation between vacuum level, work function of metal (ϕ_M), and electron affinity (χ) of an oxide semiconductor〉

FIG. 4 illustrates the relation between the vacuum level, the work function of metal (ϕ_M), and the electron affinity of an oxide semiconductor (χ).

[0099]

Metal degenerates and the Fermi level exists in the conduction band. Meanwhile, a conventional oxide semiconductor is n-type, and the Fermi level (E_f) is distant from the intrinsic Fermi level (E_i) in the center of the band gap and is located near the conduction band. It is known that hydrogen in an oxide semiconductor is a donor and is one of the causes to produce an n-type oxide semiconductor

[0100]

In contrast, an oxide semiconductor according to one embodiment of the present invention is an oxide semiconductor that is made to be intrinsic (i-type) or to be close to intrinsic in the following manner: hydrogen, which is the cause to produce an n-type oxide semiconductor, is removed from the oxide semiconductor for high purification, so that the oxide semiconductor includes an element (impurity element) other than the main component of the oxide semiconductor as little as possible. That is, a feature of an embodiment of the present invention is that an oxide semiconductor is made to be or be close to a highly purified i-type (intrinsic) semiconductor not by addition of an impurity element but by elimination of impurities such as hydrogen and water. Thus, the Fermi level (E_f) can be comparable with the intrinsic Fermi level (E_i).
[0101]

In the case where the band gap (E_g) of an oxide semiconductor is 3.15 eV, the electron affinity (χ) thereof is said to be 4.3 eV.

The work function of titanium (Ti) contained in a source electrode or a drain electrode is substantially equal to the electron affinity (χ) of an oxide semiconductor.

In this case, a Schottky barrier against an electron is not formed at the interface between metal and an oxide semiconductor.

[0102]

In such a manner, the oxide semiconductor layer becomes intrinsic (an i-type semiconductor) or substantially intrinsic by being highly purified so as to contain an element other than its main element (i.e., an impurity element) as little as possible. Thus, characteristics of the interface between the oxide semiconductor and the gate insulating layer become obvious. For that reason, the gate insulating layer needs to form a favorable interface with the oxide semiconductor. Specifically, it is preferable to use the following insulating layer, for example: an insulating layer formed by a CVD method using high-density plasma generated with a power supply frequency in the range of the VHF band to the microwave band, or an insulating layer formed by a sputtering method.

[0103]

When the interface between the oxide semiconductor and the gate insulating layer is made favorable and the oxide semiconductor is highly purified, in the case

where the channel width W is $1 \times 10^4 \mu\text{m}$ and the channel length L is $3 \mu\text{m}$, for example, it is possible to realize an off-current of 10^{-13} A or less at a normal temperature.

[0104]

〈Principle of operation of device including nonvolatile memory element〉

5 Writing, holding, reading, and erasing (initialization) of information (data) of a nonvolatile memory element provided with a charge accumulation layer capable of accumulating charges for a long time will be described.

[0105]

10 Writing of information is conducted by change of the amount of charge accumulated in the charge accumulation layer. For example, in the case of an n-channel nonvolatile memory element, writing is conducted by injection of electrons into the charge accumulation layer, and erasing is conducted by extraction of electrons from the charge accumulation layer. The injection of electrons into the charge accumulation layer and extraction of electrons from the charge accumulation layer are
15 carried out utilizing F-N (Fowler-Nordheim) tunnel current. Here, in the case where an F-N tunneling current is used in an n-channel nonvolatile memory element, a method of writing and erasing of information of the nonvolatile memory element will be described.

[0106]

20 Writing of information is conducted in such a manner that a high potential of positive polarity (e.g., 10 V to 20 V) is applied to the control gate of the nonvolatile memory element and potentials (e.g., 0 V) lower than the potential of the control gate are applied to the source electrode and the drain electrode. Thus, high electric field is formed between the control gate and the oxide semiconductor layer, an F-N tunneling
25 current is generated between the oxide semiconductor layer and the charge accumulation layer. Electrons are injected from the oxide semiconductor layer into the charge accumulation layer by the F-N tunneling current. The charge accumulation layer is electrically insulated from its periphery by being surrounded by an insulator; thus, the charge accumulation layer has a feature in that charges such as electrons
30 injected into the charge accumulation layer are held.

[0107]

While electrons are held in the charge accumulation layer, the threshold voltage of the nonvolatile memory element shifts in the positive direction. This state can be regarded as a state in which data of "0" is stored, for example.

[0108]

5 At erasing of information, for example, a high potential of negative polarity (e.g., -10 V to -20 V) is applied to the control gate and potentials (e.g., 0 V) higher than the potential of the control gate are applied to the source electrode and the drain electrode. An F-N tunneling current flows between the charge accumulation layer and the oxide semiconductor layer, or between the charge accumulation layer and the source
10 or drain electrode; thus, electrons can be extracted from the charge accumulation layer.

[0109]

When the electrons are extracted from the charge accumulation layer, the threshold voltage of the nonvolatile memory element shifts in the negative direction and the nonvolatile memory element returns to a state where the threshold voltage is low.
15 This state can be regarded as a state in which data of "1" is stored, for example.

[0110]

Here, in the nonvolatile memory element 401 including the oxide semiconductor layer according to one embodiment of the present invention, when seen from the above, the source electrode and/or the drain electrode preferably
20 include/includes a portion overlapping with the charge accumulation layer with the second insulating film provided therebetween. In other words, it is preferable that only the second insulating film be provided between the source electrode and the charge accumulation layer and/or between the drain electrode and the charge accumulation layer, without the oxide semiconductor layer. That is, the source electrode and/or the
25 drain electrode preferably include/includes a portion in contact with the second insulating film, and in the portion in contact with the second insulating film, the source electrode and/or the drain electrode include/includes a portion overlapping with the charge accumulation layer with the second insulating film provided therebetween. In order to employ such a structure, the charge accumulation layer is preferably formed so
30 as to have a portion which does not overlap with the oxide semiconductor layer, when seen from the above, as illustrated in a plan view of FIG. 1A.

[0111]

In such a structure, an F-N tunneling current can flow between the charge accumulation layer and the source electrode or between the charge accumulation layer and the drain electrode; thus, extraction of electrons can be performed from the charge accumulation layer directly to the source or drain electrode. As a result, erasing of
5 information can be conducted at a low voltage.

[0112]

Note that when the extraction of electrons is performed from the charge accumulation layer to the source or drain electrode through the second insulating film and the oxide semiconductor layer, a high erasing voltage might be needed as compared
10 with the erasing voltage in the case where the extraction of electrons is performed through only the second insulating film. This is because, even when a potential of negative polarity is applied to the control gate of the nonvolatile memory element including the oxide semiconductor layer according to one embodiment of the present invention, the oxide semiconductor layer might serve as an insulator.

15 [0113]

Therefore, in the nonvolatile memory element 401 including the oxide semiconductor layer according to one embodiment of the present invention, it is very useful for low voltage operation of the nonvolatile memory element 401 to employ the structure in which the source electrode and/or the drain electrode include/includes a
20 portion which overlaps with the charge accumulation layer with the second insulating film provided therebetween.

[0114]

The amount of charges of an F-N tunneling current which is generated by writing and erasing depends on the thickness of the second insulating film of the
25 nonvolatile memory element. An F-N tunneling current is easily generated due to quantum effect as the thickness of the second insulating film is smaller, whereas hardly generated as the thickness of the second insulating film is larger. Therefore, in a region that can serve as a path where charge is injected to or extracted from the charge accumulation layer by a writing operation or an erasing operation, the second insulating
30 film between the charge accumulation layer and the oxide semiconductor layer, or between the charge accumulation layer and the source or drain electrode is formed thin so that the charges can pass therethrough. However, in order to hold information in the

nonvolatile memory element, the second insulating film needs to be thick enough so that the charges do not leak from the charge accumulation layer.

[0115]

A reading voltage (a potential of positive polarity) is applied to the control gate and a current which flows in the nonvolatile memory element is observed; thus, reading of information (data) can be conducted. When a current hardly flows in the nonvolatile memory element by application of a reading voltage (a potential of positive polarity), data of "0" is stored. When a large amount of current flows in the nonvolatile memory element by the application, data of "1" is stored.

[0116]

This embodiment can be freely combined with any of the other embodiments.

[0117]

(Embodiment 2)

In this embodiment, a structure, which is different from the structure of FIGS. 1A and 1B, of a device including the nonvolatile memory element according to one embodiment of the present invention will be described with reference to FIGS. 5A and 5B. FIG. 5A is a plan view of the nonvolatile memory element and FIG. 5B is a cross-sectional view thereof. FIG. 5B corresponds to a cross-sectional view taken along line C1-C2 in FIG. 5A.

[0118]

FIGS. 5A and 5B illustrate an example in which the pattern shape of the oxide semiconductor layer 407 is different from that of FIGS. 1A and 1B. The other structures are the same or substantially the same as the structures of FIGS. 1A and 1B; thus, description thereof is omitted.

[0119]

In this embodiment, the oxide semiconductor layer 407 is provided so that the width of the oxide semiconductor layer 407 is larger than the width of the charge accumulation layer 405 in a channel length direction (a direction along line C1-C2). Thus, the widths of the control gate 403 and the charge accumulation layer 405 in the channel length direction can be small as compared with the device including the nonvolatile memory element illustrated in FIGS. 1A and 1B. Accordingly, the element can be reduced in size, leading to high integration.

[0120]

In a channel width direction, the width of the source electrode 408a and/or the width of the drain electrode 408b are/is preferably larger than the width of the oxide semiconductor layer 407. Accordingly, in the channel width direction, the source electrode 408a and/or the drain electrode 408b can be formed so as to include a portion overlapping with the charge accumulation layer 405 with the second insulating film 406 provided therebetween. Here, widths of both the source electrode 408a and the drain electrode 408b are larger than the width of the oxide semiconductor layer 407 in the channel width direction.

[0121]

In such a structure, an F-N tunneling current can flow between the charge accumulation layer 405 and the source electrode 408a and between the charge accumulation layer 405 and the drain electrode 408b; thus, extraction of electrons can be performed from the charge accumulation layer 405 directly to the source electrode 408a and the drain electrode 408b. As a result, erasing of information can be conducted at a low voltage, leading to a low-voltage operation of the nonvolatile memory element 401.

[0122]

This embodiment can be freely combined with any of the other embodiments.

[0123]

(Embodiment 3)

In this embodiment, a structure, which is different from the structure of FIGS. 1A and 1B, of a device including the nonvolatile memory element according to one embodiment of the present invention will be described with reference to FIGS. 6A to 6C. FIG. 6A is a plan view of the nonvolatile memory element and FIGS. 6B and 6C are each a cross-sectional view thereof. FIG. 6B corresponds to a cross-sectional view taken along line C1-C2 in FIG. 6A. FIG. 6C corresponds to a cross-sectional view taken along line D1-D2 in FIG. 6A.

[0124]

FIGS. 6A to 6C illustrate an example in which the pattern shapes of the oxide semiconductor layer 407 and the source electrode 408a are different from those of FIGS. 1A and 1B. The other structures are the same or substantially the same as the

structures of FIGS. 1A and 1B; thus, description thereof is omitted.

[0125]

The oxide semiconductor layer 407 is provided so that the width of the oxide semiconductor layer 407 is larger than the width of the charge accumulation layer 405 in a channel length direction (a direction along line C1-C2).

[0126]

At least part of the width of the source electrode 408a and/or the width of the drain electrode 408b is larger than the width of the oxide semiconductor layer 407 in a channel width direction (a direction along line D1-D2). Accordingly, in the channel width direction, the source electrode 408a and/or the drain electrode 408b can be formed so as to include a portion overlapping with the charge accumulation layer 405 with the second insulating film 406 provided therebetween. The overlapped portion is preferably in the region where the charge accumulation layer 405 is provided, without covering an end portion of the charge accumulation layer 405. Thus, the overlapped portion of the source electrode 408a and/or the drain electrode 408b do not cover the end portion of the charge accumulation layer 405 with the second insulating film 406 provided therebetween. Further, the thickness of the second insulating film 406 between the source electrode 408a and the charge accumulation layer 405 and/or between the drain electrode 408b and the charge accumulation layer 405 is stable. Therefore, variations in erasing voltage can be reduced.

[0127]

Here, the width of part of the source electrode 408a is larger than the width of the oxide semiconductor layer 407 in the channel width direction. Although the pattern shape of the source electrode 408a is an L-shape here, one embodiment of the present invention is not limited thereto. The pattern shape of the source electrode 408a may be T-shape or another shape. The source electrode 408a has another shape here; instead of that, the drain electrode 408b may have another shape or both the source electrode 408a and the drain electrode 408b may each have another shape.

[0128]

In such a structure, an F-N tunneling current can flow between the charge accumulation layer and the source or between the charge accumulation layer and the

drain electrode; thus, extraction of electrons can be performed from the charge accumulation layer directly to the source or drain electrode. As a result, erasing of information can be conducted at a low voltage and thus the nonvolatile memory element 401 can be operated at a low voltage.

5 [0129]

This embodiment can be freely combined with any of the other embodiments.

[0130]

(Embodiment 4)

10 In this embodiment, a structure, which is different from the structure of FIGS. 1A and 1B, of a device including the nonvolatile memory element according to one embodiment of the present invention will be described with reference to FIGS. 7A and 7B. FIG. 7A is a plan view of the nonvolatile memory element and FIG. 7B is a cross-sectional view thereof. FIG. 7B corresponds to a cross-sectional view taken along line C1-C2 in FIG. 7A.

15 [0131]

FIGS. 7A and 7B illustrate an example in which the pattern shapes of the oxide semiconductor layer 407 and the source electrode 408a are different from those of FIGS. 1A and 1B. The other structures are the same or substantially the same as the structures of FIGS. 1A and 1B; thus, description thereof is omitted.

20 [0132]

The oxide semiconductor layer 407 is provided so that the width of the oxide semiconductor layer 407 is larger than the width of the charge accumulation layer 405 in a channel length direction (a direction along line C1-C2). Thus, the widths of the control gate 403 and the charge accumulation layer 405 in the channel length direction
25 can be small as compared with the device including the nonvolatile memory element illustrated in FIGS. 1A and 1B. Accordingly, the element can be reduced in size, leading to high integration.

[0133]

30 The oxide semiconductor layer 407 is provided so that the width of the oxide semiconductor layer 407 is larger than the width of the charge accumulation layer 405 in the channel width direction.

[0134]

This embodiment can be freely combined with any of the other embodiments.

[0135]

(Embodiment 5)

In this embodiment, a structure of a device including the nonvolatile memory element and a transistor according to one embodiment of the present invention will be described with reference to FIGS. 8A and 8B. FIG. 8A is a plan view of a device including the nonvolatile memory element and a transistor and FIG. 8B is a cross-sectional view thereof. FIG. 8B corresponds to a cross-sectional view taken along line C1-C2 in FIG. 8A.

[0136]

The nonvolatile memory element 401 includes the control gate 403 provided over the substrate 402, the first insulating film 404 which overlaps with the control gate 403, the charge accumulation layer 405 in contact with the first insulating film 404, the second insulating film 406 which overlaps with the charge accumulation layer 405, the oxide semiconductor layer 407 which overlaps with the second insulating film 406, and the source electrode 408a and the drain electrode 408b which are electrically connected to the oxide semiconductor layer 407. The charge accumulation layer 405 is provided between the oxide semiconductor layer 407 and the control gate 403.

[0137]

The charge accumulation layer 405 is provided so as to overlap with the channel formation region included in the oxide semiconductor layer 407 with the second insulating film 406 provided therebetween. Further, the charge accumulation layer 405 is provided so as to overlap with the control gate 403 with the first insulating film 404 provided therebetween.

[0138]

A transistor 501 includes a gate electrode 503 provided over the substrate 402, a third insulating film 504 which overlaps with the gate electrode 503, an oxide semiconductor layer 507 which overlaps with the third insulating film 504, and a source electrode 508a and a drain electrode 508b which are electrically connected to the oxide semiconductor layer 507. Here, as the third insulating film 504, a stacked film of a first insulating layer 504a and a second insulating layer 504b is used; however, one embodiment of the present invention is not limited thereto. One of the first insulating

layer 504a and the second insulating layer 504b can be used. Alternatively, part of the first insulating layer 504a and/or part of the second insulating layer 504b can be used.

[0139]

The transistor 501 and the nonvolatile memory element 401 may be electrically connected to each other or may be electrically separated from each other. Here, as illustrated in FIGS. 8A and 8B, the drain electrode 508b included in the transistor 501 and the source electrode 408a included in the nonvolatile memory element 401 are electrically connected to each other.

[0140]

The nonvolatile memory element 401 can be formed in steps that are the same or substantially the same as manufacturing steps described in Embodiment 1. The nonvolatile memory element 401 can have a structure that is the same or substantially the same as the structure described in Embodiment 1. Further, instead of the structure described in Embodiment 1, the nonvolatile memory element 401 may have a structure the same or substantially the same as that in any of Embodiments 2 to 4. The transistor 501 can be formed using a material, a film, and a layer which are the same as those of the nonvolatile memory element 401.

[0141]

The gate electrode 503 included in the transistor 501 can be formed using the same material over the same layer in the same step as the control gate 403 included in the nonvolatile memory element 401. The first insulating layer 504a of the third insulating film 504 included in the transistor 501 can be formed using the same material over the same layer in the same step as the second insulating film 406 included in the nonvolatile memory element 401. The second insulating layer 504b of the third insulating film 504 included in the transistor 501 can be formed using the same material over the same layer in the same step as the first insulating film 404 included in the nonvolatile memory element 401. The oxide semiconductor layer 507 included in the transistor 501 can be formed using the same material over the same layer in the same step as the oxide semiconductor layer 407 included in the nonvolatile memory element 401. The source electrode 508a and the drain electrode 508b included in the transistor 501 can be formed using the same material over the same layer in the same step as the source electrode 408a and the drain electrode 408b included in the nonvolatile memory

element 401.

[0142]

The oxide insulating film 409 is provided above the nonvolatile memory element 401 and the transistor 501.

5 [0143]

As described above, the nonvolatile memory element 401 and the transistor 501 can be formed over one substrate, using the same material, film, and layer in the same steps. The transistor 501 manufactured in the same steps as the nonvolatile memory element 401 has a favorable off-current characteristics.

10 [0144]

As one embodiment of the present invention, in a memory circuit including a memory cell formed using a selection transistor and a nonvolatile memory element, the transistor 501 can be used as a selection transistor. In that case, the off-current of the selection transistor using an oxide semiconductor is extremely small; thus, the leakage current of a non-selected memory cell can be extremely small, leading to a stable reading operation. Moreover, the number of memory cells which are connected to one bit line can be increased; therefore, a device including a nonvolatile memory element which is suitable for large capacity can be realized.

[0145]

20

As another embodiment of the present invention, the transistor 501 can be used as a pixel transistor in a display device. In that case, the off-current of the pixel transistor using an oxide semiconductor is extremely small; thus, the storage capacitor can be small, leading to improvement in an aperture ratio. Alternatively, the frame frequency can be decreased when a still image is displayed or a driver circuit can be temporarily stopped, leading to a reduction in power consumption. In that case, the embodiment of the present invention is particularly useful because a nonvolatile memory element can be formed at the same time as the pixel transistor over a TFT substrate used for the display device.

25

[0146]

30

This embodiment can be freely combined with any of the other embodiments.

[0147]

(Embodiment 6)

In this embodiment, a structure in which memory cells each including a nonvolatile memory element according to one embodiment of the present invention are arranged in matrix will be described with reference to an equivalent circuit of FIG. 9. FIG. 9 illustrates an example of an equivalent circuit of a memory cell array in which memory cells each including a nonvolatile memory element are arranged in matrix.

[0148]

FIG. 9 illustrates a NOR-type equivalent circuit in which a nonvolatile memory element M01 is directly connected to one bit line. In this memory cell array, word lines WL and bit lines BL are disposed to intersect with each other, and a nonvolatile memory element is disposed at each intersection. In the NOR-type equivalent circuit, a drain electrode of each nonvolatile memory element is electrically connected to one bit line BL. A source electrode of each nonvolatile memory element is electrically connected to a source line SL. A control gate of each nonvolatile memory element is electrically connected to a word line WL.

[0149]

In a memory cell MS01, the nonvolatile memory element M01 is formed of an island-shaped oxide semiconductor layer obtained by separating an oxide semiconductor layer over an insulating surface, whereby interference with other nonvolatile memory elements can be prevented without particularly providing an element separation region.

[0150]

The NOR-type equivalent circuit operates, for example, as follows. The case where an n-channel element is used for the nonvolatile memory element M01 will be described as an example. Data (information) is written in such a manner that a high voltage (e.g., 15 V) is applied to the word line WL which is selected for data writing, and potentials corresponding to data of "0" and data of "1" are applied to the bit line BL and the source line SL. For example, a low potential (e.g., 0 V) and a high potential (e.g., 7 V) for data of "0" and data of "1", respectively, are applied to the bit line BL and the source line SL. In a nonvolatile memory element to which the low potential is applied for writing data of "0", the F-N tunneling current flows from the channel formation region to the charge accumulation layer and electrons are injected to the charge accumulation layer. The F-N tunneling current is not generated in the case of

writing data of "0".

[0151]

When data is erased, by application of a voltage of positive polarity of approximately 10 V to the source line SL and the bit line BL and application of a high voltage of negative polarity to the word line WL (by application of a high voltage of negative polarity to the control gate), electrons are extracted from the charge accumulation layer. Accordingly, the data of "1" is erased.

[0152]

When data is read, the source line SL is set to 0 V; a reading circuit connected to the bit line BL is operated; a reading voltage, which is set to the intermediate value between the threshold voltage of data of "0" and the threshold voltage of data of "1", is applied to a selected word line WL; and a sense amplifier included in the reading circuit determines whether a current flows in the nonvolatile memory element or not.

[0153]

The structure in this embodiment has an advantage that the leakage current of the non-selected memory cell is small because the off-current of the nonvolatile memory element using an oxide semiconductor is extremely small. As a result, in the reading operation, the leakage current of the bit line BL is extremely small; thus, a stable operation can be realized. Moreover, since the leakage current of the bit line BL is extremely small, the number of memory cells which are connected to one bit line can be increased; therefore, a device including a nonvolatile memory element which is suitable for large capacity can be realized.

[0154]

This embodiment can be freely combined with any of the other embodiments.

[0155]

(Embodiment 7)

In this embodiment, a structure in which memory cells each including a nonvolatile memory element according to one embodiment of the present invention are arranged in matrix will be described with reference to an equivalent circuit of FIG. 10. FIG. 10 illustrates an example of an equivalent circuit of memory cell array in which memory cells each including a nonvolatile memory element are arranged in matrix.

[0156]

A memory cell MS01 which stores one bit of information includes a selection transistor S01 and a nonvolatile memory element M01. The selection transistor S01 is connected in series between the bit line BL0 and the nonvolatile memory element M01. A source electrode of the selection transistor S01 is electrically connected to a drain electrode of the nonvolatile memory element M01. A gate of the selection transistor S01 is connected to a word line WL1. A drain electrode of the selection transistor S01 is electrically connected to the bit line BL0. A source electrode of the nonvolatile memory element M01 is electrically connected to a source line SL0. A control gate of the nonvolatile memory element M01 is electrically connected to a word line WL11.

10 [0157]

The memory cell operates, for example, as follows. The case where an n-channel element is used for each of the selection transistor S01 and the nonvolatile memory element M01 will be described as an example. When data (information) is written in the nonvolatile memory element M01, an H-level voltage (e.g., 2 V) is applied to the word line WL1, an L level (e.g., 0 V) is applied to the bit line BL0, a high voltage (e.g., 5 V) is applied to the bit line BL1, and a high voltage (e.g., 15 V) is applied to the word line WL11; thus, charges are accumulated in the charge accumulation layer. In order to erase data, a high voltage (e.g., 5 V) is applied to the word line WL1 and the bit line BL0, and a high voltage of negative polarity (e.g., -10 V) is applied to the word line WL11.

20 [0158]

In the memory cell MS01, the selection transistor S01 and the nonvolatile memory element M01 are each formed of an island-shaped oxide semiconductor layer obtained by separating an oxide semiconductor layer over an insulating surface, whereby interference with other selection transistors or nonvolatile memory elements can be prevented without particularly providing an element separation region.

25 [0159]

The structure in this embodiment has an advantage that the leakage current of the non-selected memory cell is small because the off-current of the selection transistor and the nonvolatile memory element using an oxide semiconductor is extremely small. As a result, in the reading operation, the leakage current of the bit line BL is extremely small; thus, a stable operation can be realized. Moreover, since the leakage current of

30

the bit line BL is extremely small, the number of memory cells which are connected to one bit line can be increased; therefore, a device including a nonvolatile memory element which is suitable for large capacity can be realized.

[0160]

5 Further, a pixel transistor of a display device can be provided using the same material, film, and layer in the same steps over one substrate as a transistor used as the selection transistor. In that case, a memory cell array in which memory cells each including a nonvolatile memory element and a selection transistor are arranged in matrix can be formed at the same time as the pixel transistor over a TFT substrate used
10 for a display device, which is very useful.

[0161]

This embodiment can be freely combined with any of the other embodiments.

[0162]

(Embodiment 8)

15 In this embodiment, a structure in which memory cells each including a nonvolatile memory element according to one embodiment of the present invention are arranged in matrix will be described with reference to an equivalent circuit of FIG. 11. FIG. 11 illustrates an example of an equivalent circuit of a memory cell array including a plurality of memory cells each including a nonvolatile memory element.

20 [0163]

FIG. 11 shows an example of an equivalent circuit of a NAND-type memory cell array. A NAND cell NS1 in which a plurality of nonvolatile memory elements are connected in series is electrically connected to a bit line BL through a selection transistor S2. The NAND cell NS1 is electrically connected to a source line SL
25 through a selection transistor S1. A gate of the selection transistor S1 and a gate of the selection transistor S2 are electrically connected to a selection gate line SG1 and a selection gate line SG2, respectively. Control gates of the plurality of nonvolatile memory elements are electrically connected to the respective word lines WL.

[0164]

30 A plurality of NAND cells forms a block BLK. The number of word lines in the block BLK1 shown in FIG. 11 is 32 (word lines WL0 to WL31). Control gates of the nonvolatile memory elements provided in the same row of the block BLK1 are

electrically connected to the word line corresponding to the row.

[0165]

In that case, since the selection transistors S1 and S2 and nonvolatile memory elements M0 to M31 are connected in series, these may be formed using one oxide semiconductor layer as one group. Accordingly, integration can be realized. Further, adjacent NAND cells can easily be separated. The oxide semiconductor layer of the selection transistors S1 and S2 may be formed separately from the oxide semiconductor layer of the NAND cell.

[0166]

The NAND cell operates, for example, as follows. After the NAND cell NS1 is made in an erasing state, in other words, after the threshold value of each nonvolatile memory element in the NAND cell NS1 is made in a negative voltage state, a writing operation is carried out. In the writing operation, a high voltage (e.g., 15 V) is applied to a selected word line, and an H-level voltage (e.g., 2 V) is applied to the selection gate line SG1 and the word line(s) arranged closer to the selection gate line SG1 side than the selected word line. As a result, charges are accumulated in the charge accumulation layer.

[0167]

When an erasing operation is carried out, a high voltage of negative polarity (e.g., -10 V) is applied to the selected word line, and a high voltage (e.g., 5 V) is applied to the selection gate line SG2 and the word line(s) arranged closer to the selection gate line SG2 side than the selected word line. Thus, electrons in the charge accumulation layer are discharged to the oxide semiconductor layer due to tunnel current. As a result, threshold voltages of these memory cells shift in the negative direction.

[0168]

The structure in this embodiment has an advantage that the leakage current of the non-selected memory cell is small because the off-current of the selection transistor and the nonvolatile memory element using an oxide semiconductor is extremely small. As a result, in the reading operation, the leakage current of the bit line BL is extremely small; thus, a stable operation can be realized. Moreover, since the leakage current of the bit line BL is extremely small, the number of memory cells which are connected to

one bit line can be increased; therefore, a device including a nonvolatile memory element which is suitable for large capacity can be realized.

[0169]

Further, a pixel transistor of a display device can be provided using the same material, film, and layer in the same steps over one substrate as a transistor used as the selection transistor. In that case, a memory cell array in which memory cells each including a nonvolatile memory element and a selection transistor are arranged in matrix can be formed at the same time as the pixel transistor over a TFT substrate used for a display device, which is very useful.

[0170]

This embodiment can be freely combined with any of the other embodiments.

[0171]

(Embodiment 9)

In this embodiment, an example of a display device in which a memory portion including a nonvolatile memory element and a pixel portion including a transistor are formed over one substrate will be described with reference to a circuit block diagram of FIG. 12.

[0172]

A pixel portion 5301, a scan line driver circuit 5302, a signal line driver circuit 5304, and a memory portion 5303 are formed over a substrate 5300. In the pixel portion 5301, a plurality of signal lines extended from the signal line driver circuit 5304 is arranged and a plurality of scan lines extended from the scan line driver circuit 5302 is arranged. Pixels which include display elements are arranged in matrix in regions where the scan lines and the signal lines intersect with each other. The signal line driver circuit 5304 is provided with a plurality of wirings which supplies output data from the memory portion 5303. Further, the substrate 5300 of the display device is connected to a control circuit 5305 (also referred to as a controller or a control IC) through a connection portion such as a flexible printed circuit (FPC).

[0173]

In FIG. 12, the scan line driver circuit 5302, the signal line driver circuit 5304, and the memory portion 5303 are formed over the substrate 5300 over which the pixel portion 5301 is formed. Accordingly, the number of components such as a drive

circuit which is provided outside is reduced, so that reduction in cost can be achieved. Further, if the driver circuit is provided outside the substrate 5300, wirings would need to be extended and the number of connections of wirings would be increased, but by providing the driver circuit over the substrate 5300, the number of connections of the wirings can be reduced. Accordingly, improvement in reliability and yield can be achieved.

[0174]

Note that the control circuit 5305 supplies, for example, a scan line driver circuit start signal (GSP) and a scan line driver circuit clock signal (GCLK) to the scan line driver circuit 5302. The control circuit 5305 also supplies a signal line driver circuit start signal (SSP), a signal line driver circuit clock signal (SCLK), and a latch signal (LAT) to the signal line driver circuit 5304. The control circuit 5305 supplies a video signal data (DATA) (also referred to as simply a video signal) to the signal line driver circuit 5304 and the memory portion 5303. The control circuit 5305 also supplies a read enable signal (RE), a write enable signal (WE), and an address signal (ADDR) to the memory portion 5303. Note that each signal may be a plurality of clock signals whose periods are different or may be supplied together with an inverted clock signal (CKB).

[0175]

The memory portion 5303 is provided with a plurality of nonvolatile memory elements. As the nonvolatile memory element, a nonvolatile memory element using an oxide semiconductor layer can be used. As a transistor of the pixel portion, a transistor in which the oxide semiconductor layer is used as a channel formation region can be used. As the nonvolatile memory element including an oxide semiconductor layer and the transistor including an oxide semiconductor layer, those described in any of the other embodiments can be employed.

[0176]

The off-current of the pixel transistor using an oxide semiconductor is extremely small; thus, the storage capacitor can be small, leading to improvement in an aperture ratio. Alternatively, the frame frequency can be decreased when a still image is displayed or a driver circuit can be temporarily stopped, leading to a reduction in power consumption. In that case, the embodiment of the present invention is

particularly useful because a nonvolatile memory element can be formed at the same time as the pixel transistor over a TFT substrate used for the display device.

[0177]

In addition, there is an advantage that the leakage current of the non-selected memory cell is small because the off-current of the nonvolatile memory element using an oxide semiconductor is extremely small. As a result, in the reading operation, the leakage current of the bit line BL is extremely small; thus, a stable operation can be realized. Moreover, since the leakage current of the bit line BL is extremely small, the number of memory cells which are connected to one bit line can be increased; therefore, a device including a nonvolatile memory element which is suitable for large capacity can be realized.

[0178]

In particular, a structure in which a nonvolatile memory portion and a pixel portion are formed over one substrate is suitable for storing the video signal data and transferring the data rapidly to the signal line driver circuit, because a nonvolatile memory element which is suitable for large capacity and a stable reading operation is used in the nonvolatile memory portion, the length of the wiring which supplies data signal outputted from the memory portion is short, and data is transferred from the memory portion to the signal line driver circuit 5304 with little delay.

[0179]

This embodiment can be freely combined with any of the other embodiments.

[0180]

(Embodiment 10)

In this embodiment, examples of electronic appliances provided with a device including a nonvolatile memory element and/or a transistor obtained according to any of the above embodiments will be described with reference to FIGS. 13A to 13F. Since the off-current of a nonvolatile memory element and a transistor using an oxide semiconductor which is obtained according to any of the above embodiments is extremely small, when a device including the nonvolatile memory element or the transistor is applied to an electronic appliance of this embodiment, the power consumption can be reduced. In particular, the nonvolatile memory element using an oxide semiconductor has an advantage that the leakage current of a non-selected

memory cell is small. As a result, in the reading operation, the leakage current of a bit line BL is extremely small, leading to a stable operation. Moreover, since the leakage current of the bit line BL is extremely small, the number of memory cells which are connected to one bit line can be increased; thus, a device including a nonvolatile memory element which is suitable for large capacity can be realized. Therefore, an electronic appliance with a novel structure can be provided with the use of the device including the nonvolatile memory element. A device including a nonvolatile memory element according to any of the above embodiment is integrated, mounted on a circuit substrate or the like, and placed inside an electronic appliance.

[0181]

FIG. 13A illustrates a laptop personal computer including the device including the nonvolatile memory element and/or the transistor according to the above embodiment. The laptop personal computer includes a main body 301, a housing 302, a display portion 303, a keyboard 304, and the like.

[0182]

FIG. 13B illustrates a portable digital assistant (PDA) including the device including the nonvolatile memory element and/or the transistor according to the above embodiment. A main body 311 includes a display portion 313, an external interface 315, operation keys 314, and the like. Further, a stylus 312 is provided as an accessory for operation.

[0183]

FIG. 13C illustrates an e-book reader 320 as an example of electronic paper including the device including the nonvolatile memory element and/or the transistor according to the above embodiment. The e-book reader 320 includes two housings: a housing 321 and a housing 323. The housing 321 is combined with the housing 323 by a hinge 337, so that the e-book reader 320 can be opened and closed with the hinge 337 used as an axis. Such a structure allows the e-book reader 320 to be used as a paper book.

[0184]

The housing 321 includes a display portion 325, and the housing 323 includes a display portion 327. The display portion 325 and the display portion 327 can display a continuous image or different images. The structure for displaying different images

allows text to be displayed on the right display portion (the display portion 325 in FIG. 13C) and images to be displayed on the left display portion (the display portion 327 in FIG. 13C).

[0185]

5 FIG. 13C illustrates an example of the case where the housing 321 includes an operating portion and the like. For example, the housing 321 includes a power button 331, control keys 333, a speaker 335, and the like. The control keys 333 allow pages to be turned. Note that a keyboard, a pointing device, or the like may also be provided on the surface of the housing, on which the display portion is provided. Furthermore,
10 an external connection terminal (an earphone terminal, a USB terminal, a terminal that can be connected to various cables such as an AC adapter and a USB cable, or the like), a recording medium insertion portion, or the like may be provided on the back surface or the side surface of the housing. The e-book reader 320 may have a function of an electronic dictionary.

15 [0186]

 In addition, the e-book reader 320 may have a structure capable of transmitting and receiving data wirelessly. Through wireless communication, desired book data or the like can be purchased and downloaded from an electronic book server.

[0187]

20 Note that electronic paper can be used in any field as long as data is displayed. For example, electronic paper can be applied to posters, advertisement in vehicles such as trains, and a variety of cards such as credit cards, as well as e-book readers.

[0188]

 FIG. 13D illustrates a cellular phone including the device including the
25 nonvolatile memory element and/or the transistor according to the above embodiment. The cellular phone includes two housings: a housing 340 and a housing 341. The housing 341 includes a display panel 342, a speaker 343, a microphone 344, a pointing device 346, a camera lens 347, an external connection terminal 348, and the like. The housing 340 includes a solar cell 349 for charging the cellular phone, an external
30 nonvolatile memory slot 350, and the like. An antenna is built in the housing 341.

[0189]

 The display panel 342 has a touch panel function. A plurality of control keys

345 which are displayed as an image are shown by dashed lines in FIG. 13D. Note that the cellular phone includes a booster circuit for increasing a voltage output from the solar cell 349 to a voltage needed for each circuit. In addition to the above structure, a noncontact IC chip, a small recording device, or the like may be built in the cellular
5 phone.

[0190]

The display orientation of the display panel 342 changes as appropriate in accordance with the application mode. Further, the camera lens 347 is provided on the same surface as the display panel 342, so that the cellular phone can be used as a video
10 phone. The speaker 343 and the microphone 344 can be used for videophone calls, recording, and playing sound, etc. as well as voice calls. Moreover, the housings 340 and 341 which are shown unfolded in FIG. 13D can overlap with each other by sliding; thus, the size of the cellular phone can be reduced, which makes the cellular phone suitable for being carried.

15 [0191]

The external connection terminal 348 is connectable to a variety of cables such as an AC adaptor or a USB cable, which enables charging of the cellular phone and data communication. Moreover, a larger amount of data can be saved and moved by inserting a recording medium to the external nonvolatile memory slot 350. In addition
20 to the above functions, an infrared communication function, a television reception function, or the like may be provided.

[0192]

FIG. 13E illustrates a digital camera including the device including the nonvolatile memory element and/or the transistor according to the above embodiment.
25 The digital camera includes a main body 361, a display portion A 367, an eyepiece portion 363, an operation switch 364, a display portion B 365, a battery 366, and the like.

[0193]

FIG. 13F illustrates a television set including the device including the nonvolatile memory element and/or the transistor according to the above embodiment.
30 A television set 370 includes a housing 371 provided with a display portion 373. Images can be displayed on the display portion 373. Here, the housing 371 is

supported by a stand 375.

[0194]

The television set 370 can be operated by an operation switch included in the housing 371 or by a remote controller 380 separately provided. Channels and volume
5 can be controlled by a control key 379 included in the remote controller 380, and images displayed on the display portion 373 can thus be controlled. Further, the remote controller 380 can be provided with a display portion 377 for displaying data output from the remote controller 380.

[0195]

10 Note that the television set 370 preferably includes a receiver, a modem, and the like. With the receiver, a general television broadcast can be received. Furthermore, when the television set 370 is connected to a communication network by wired or wireless connection via the modem, one-way (from a transmitter to a receiver) or two-way (between a transmitter and a receiver, between receivers, or the like) data
15 communication can be performed.

[0196]

The structures and methods described in this embodiment can be combined as appropriate with any of the methods and structures described in any of the other embodiments.

20 [0197]

(Embodiment 11)

In this embodiment, as an example of a device including a nonvolatile memory element which can be obtained according to any of the above embodiments, a wireless communication semiconductor device capable of inputting/outputting data without
25 contact will be described. The wireless communication semiconductor device capable of inputting/outputting data without contact is also called an RFID tag, an ID tag, an IC tag, an RF tag, a wireless tag, an electronic tag, or a wireless chip.

[0198]

One example of a structure of the wireless communication semiconductor
30 device of this embodiment will be described with reference to FIGS. 14A and 14B and FIG. 15. FIG. 14A is a perspective view of a semiconductor integrated circuit chip 900 and an antenna 902 provided over a supporting substrate 904. FIG. 14B is a

perspective view of a semiconductor device in which the semiconductor integrated circuit chip 900 and the antenna 902 provided over the supporting substrate 904 illustrated in FIG. 14A are stacked.

[0199]

5 The wireless communication semiconductor device illustrated in FIGS. 14A and 14B includes the semiconductor integrated circuit chip 900 provided with an antenna (also referred to as an on-chip antenna) and the supporting substrate 904 provided with the antenna 902 (also referred to as a booster antenna). The semiconductor integrated circuit chip 900 is provided over an insulating layer formed
10 over the supporting substrate 904 and the antenna 902. The insulating layer may be formed by a sealant or the like as long as it can fix the semiconductor integrated circuit chip 900 to the supporting substrate 904 and the antenna 902.

[0200]

 Note that a conductive shield is preferably provided on a surface of the
15 semiconductor integrated circuit chip 900 to prevent electrostatic breakdown of the semiconductor integrated circuit (e.g., malfunction of the circuit and damage to a semiconductor element) due to electrostatic discharge. Note that when the conductive shield has high resistance and the starting point and the ending point of the pattern of the antenna 902 are not electrically connected to each other, the antenna 902 and the
20 conductive shield provided on the surface of the semiconductor integrated circuit chip 900 may be provided in contact with each other.

[0201]

 The communication method of the wireless communication semiconductor device of this embodiment may be an electromagnetic induction method or an
25 electromagnetic coupling method. FIG. 15 illustrates an example in which the electromagnetic induction method or the electromagnetic coupling method is used.

[0202]

 In FIG. 15, the antenna 902 is provided as a booster antenna over the supporting substrate 904, and the semiconductor integrated circuit chip 900 including a
30 coiled antenna 912 is provided over the supporting substrate 904. Note that a capacitor is formed by being interposed between the antenna 902 which is the booster antenna and the supporting substrate 904.

[0203]

A plurality of elements, such as nonvolatile memory elements or transistors, for forming a memory portion or a logic portion is provided in a semiconductor integrated circuit in the semiconductor integrated circuit chip 900. The nonvolatile memory element or the transistor described in any of the above embodiments can be used as the nonvolatile memory element or the transistor for forming the memory portion or the logic portion.

[0204]

The nonvolatile memory element or the transistor described in any of the above embodiments has a small off-current. Accordingly, power consumption can be reduced by application of the nonvolatile memory element or the transistor to the wireless communication semiconductor device of this embodiment.

[0205]

This embodiment can be freely combined with any of the other embodiments.

[0206]

(Embodiment 12)

In this embodiment, examples in each of which the wireless communication semiconductor device described in the above embodiment is used will be described as one embodiment of the present invention.

[0207]

FIGS. 16A to 16F illustrate application examples of a semiconductor device 1000 which is similar to the wireless communication semiconductor device described in the above embodiment. The semiconductor device 1000 can be used for a variety of items and systems by utilizing a function of sending and receiving an electromagnetic wave. As examples of the items, the followings are given: keys (see FIG. 16A), paper money, coins, securities, bearer bonds, certificates (such as a driver's license or a resident's card, see FIG. 16B), books, containers (such as a Petri dish, see FIG. 16C), personal accessories (such as a bag or eyeglasses, see FIG. 16D), packaging containers (such as wrapping paper or a bottle, see FIGS. 16E and 16F), recording media (such as a disk or video tape), vehicles (such as a bicycle), food, clothing, livingware, and electronic appliances (such as a liquid crystal display device, an EL display device, a television device, or a portable terminal). The semiconductor device 1000 is fixed to

such items having a variety of shapes by being attached to the surface or embedded in the items. As examples of the systems, a goods management system, an authentication function system, and a distribution system are given.

[0208]

5 By using the highly reliable semiconductor device described in the above embodiment in which power consumption is reduced and electrostatic discharge is suppressed, a highly reliable system can be realized.

[0209]

This embodiment can be freely combined with any of the other embodiments.

10

This application is based on Japanese Patent Application serial no. 2009-260211 filed with Japan Patent Office on November 13, 2009, the entire contents of which are hereby incorporated by reference.

CLAIMS

1. A semiconductor device comprising a nonvolatile memory element, the nonvolatile memory element comprising:

5 a control gate;

a charge accumulation layer overlapping with the control gate; and

an oxide semiconductor layer including a channel formation region and overlapping with the charge accumulation layer.

10 2. A semiconductor device according to claim 1, the nonvolatile memory element further comprising:

a source electrode and a drain electrode which are electrically connected to the oxide semiconductor layer,

15 wherein at least one of the source electrode and the drain electrode has a portion overlapping with the charge accumulation layer with an insulating film therebetween.

3. A semiconductor device according to claim 1,
20 wherein memory cells each including the nonvolatile memory element are arranged in matrix.

4. A semiconductor device according to claim 1 further comprising:
a transistor, the transistor comprising:

a gate electrode; and

25 a second oxide semiconductor layer including a channel formation region and overlapping with the gate electrode with an insulating film therebetween.

5. A semiconductor device according to claim 4,
30 wherein the nonvolatile memory element and the transistor are electrically connected to each other.

6. A semiconductor device according to claim 4 further comprising:

memory cells each including the nonvolatile memory element and the transistor, which are arranged in matrix.

5 7. A semiconductor device comprising a nonvolatile memory element, the nonvolatile memory element comprising:

a control gate;

a charge accumulation layer overlapping with the control gate with a first insulating film therebetween; and

10 an oxide semiconductor layer including a channel formation region and overlapping with the charge accumulation layer with a second insulating film therebetween.

8. A semiconductor device according to claim 7, the nonvolatile memory element further comprising:

15 a source electrode and a drain electrode which are electrically connected to the oxide semiconductor layer,

wherein at least one of the source electrode and the drain electrode has a portion overlapping with the charge accumulation layer with the second insulating film therebetween.

20

9. A semiconductor device according to claim 7,

wherein memory cells each including the nonvolatile memory element are arranged in matrix.

25 10. A semiconductor device according to claim 7 further comprising:

a transistor, the transistor comprising:

a gate electrode; and

a second oxide semiconductor layer including a channel formation region and overlapping with the gate electrode with a third insulating film therebetween.

30

11. A semiconductor device according to claim 10,

wherein the nonvolatile memory element and the transistor are electrically

connected to each other.

12. A semiconductor device according to claim 10 further comprising:

memory cells each including the nonvolatile memory element and the transistor,

5 which are arranged in matrix.

FIG. 1A




FIG. 1B




FIG. 2A




FIG. 2B




FIG. 2C




FIG. 2D




FIG. 2E




FIG. 2F




FIG. 3A




FIG. 3B




FIG. 3C




FIG. 3D




FIG. 4




FIG. 5A




FIG. 5B




FIG. 6A




FIG. 6C




FIG. 6B




FIG. 7A




FIG. 7B




FIG. 8A




FIG. 8B




FIG. 9





FIG. 10



 memory cell

FIG. 11




FIG. 12




FIG. 13A




FIG. 13D




FIG. 13B




FIG. 13E




FIG. 13C




FIG. 13F




FIG. 14A




FIG. 14B




FIG. 15




FIG. 16A




FIG. 16B




FIG. 16C




FIG. 16D




FIG. 16E





FIG. 16F



EXPLANATION OF REFERENCE

401: nonvolatile memory element, 402: substrate, 403: control gate, 404: first insulating film, 405: charge accumulation layer, 406: second insulating film, 407: oxide semiconductor layer, 409: oxide insulating film, 410: conductive film, 411: conductive film, 412: oxide semiconductor film, 501: transistor, 503: gate electrode, 504: third insulating film, 507: oxide semiconductor layer

INTERNATIONAL SEARCH REPORT

International application No.

PCT/JP2010/068770

A. CLASSIFICATION OF SUBJECT MATTER

Int.Cl. H01L21/8247(2006.01)i, G11C16/04(2006.01)i, H01L27/115(2006.01)i,
H01L29/786(2006.01)i, H01L29/788(2006.01)i, H01L29/792(2006.01)i

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

Int.Cl. H01L21/8247, G11C16/04, H01L27/115, H01L29/786, H01L29/788, H01L29/792

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Published examined utility model applications of Japan 1922-1996
Published unexamined utility model applications of Japan 1971-2010
Registered utility model specifications of Japan 1996-2010
Published registered utility model applications of Japan 1994-2010

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

IEEE Xplore

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X Y	JP 2009-60087 A (SAMSUNG ELECTRONICS CO.,LTD) 2009.03.19, the whole document & US 2009/0057745 A1 & KR 10-2009-0022185 A & CN 101378076 A	1-3,7-9 4-6,10-12
X Y	Arun Suresh,et al, Transparent indium gallium zinc oxide transistor based floating gate memory with platinum nanoparticles in the gate dielectric, Applied Physics Letters, 2009.03.23, Vol.94, 123501	1-3,7-9 4-6,10-12
X Y	Huaxiang Yin,et al, Fully transparent nonvolatile memory employing amorphous oxides as charge trap and transistor's channel layer, Applied Physics Letters, 2008.10.30, Vol.93, 172109	1-3,7-9 4-6,10-12



Further documents are listed in the continuation of Box C.



See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not
considered to be of particular relevance

"E" earlier application or patent but published on or after the inter-
national filing date

"L" document which may throw doubts on priority claim(s) or which
is cited to establish the publication date of another citation or other
special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other
means

"P" document published prior to the international filing date but later
than the priority date claimed

"T" later document published after the international filing date or
priority date and not in conflict with the application but cited to
understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot
be considered novel or cannot be considered to involve an
inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot
be considered to involve an inventive step when the document is
combined with one or more other such documents, such
combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

08.12.2010

Date of mailing of the international search report

21.12.2010

Name and mailing address of the ISA/JP

Japan Patent Office

3-4-3, Kasumigaseki, Chiyoda-ku, Tokyo 100-8915, Japan

Authorized officer

JUN Ihara

Telephone No. +81-3-3581-1101 Ext. 3462

4M

9354

INTERNATIONAL SEARCH REPORT

International application No.

PCT/JP2010/068770

C (Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	JP 6-21478 A (CASIO COMPUTER CO., LTD) 1994.01.28, the whole document (No Family)	4-6, 10-12
A	JP 2007-103918 A (CANON KABUSHIKI KAISHA) 2007.04.19, the whole document & JP 2010-183108 A & US 2009/0045397 A1 & EP 1915784 A & WO 2007/029844 A1 & KR 10-2008-0053355 A & CN 101258607 A	1-12

INTERNATIONAL SEARCH REPORT

International application No.

PCT/JP2010/068770

Box No. II Observations where certain claims were found unsearchable (Continuation of item 2 of first sheet)

This international search report has not been established in respect of certain claims under Article 17(2)(a) for the following reasons:

1. ☐ Claims Nos.:
because they relate to subject matter not required to be searched by this Authority, namely:

2. ☐ Claims Nos.:
because they relate to parts of the international application that do not comply with the prescribed requirements to such an extent that no meaningful international search can be carried out, specifically:

3. ☐ Claims Nos.:
because they are dependent claims and are not drafted in accordance with the second and third sentences of Rule 6.4(a).

Box No. III Observations where unity of invention is lacking (Continuation of item 3 of first sheet)

This International Searching Authority found multiple inventions in this international application, as follows:

D1-3 disclose the nonvolatile memory element comprising a control gate, a charge accumulation layer overlapping with the control gate and an oxide semiconductor layer including a channel formation region and overlapping with the charge accumulation layer. Therefore, claims 1-3, 7-9 lack novelty over D1-3 and involve no special technical features. Thus, there are 2 inventions in the claims of this application.

(Invention 1) claims 1-3, 7-9

(Invention 2) claims 4-6, 10-12

1. ☐ As all required additional search fees were timely paid by the applicant, this international search report covers all searchable claims.
2. ☒ As all searchable claims could be searched without effort justifying additional fees, this Authority did not invite payment of additional fees.
3. ☐ As only some of the required additional search fees were timely paid by the applicant, this international search report covers only those claims for which fees were paid, specifically claims Nos.:

4. ☐ No required additional search fees were timely paid by the applicant. Consequently, this international search report is restricted to the invention first mentioned in the claims; it is covered by claims Nos.:

Remark on Protest

- ☐ The additional search fees were accompanied by the applicant's protest and, where applicable, the payment of a protest fee.
- ☐ The additional search fees were accompanied by the applicant's protest but the applicable protest fee was not paid within the time limit specified in the invitation.
- ☐ No protest accompanied the payment of additional search fees.