

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
4 February 2010 (04.02.2010)

(10) International Publication Number
WO 2010/014287 A1

(51) International Patent Classification:
H01L 21/76 (2006.01) *H01L 21/8244* (2006.01)
H01L 21/336 (2006.01)

(21) International Application Number:
PCT/US2009/043457

(22) International Filing Date:
11 May 2009 (11.05.2009)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
12/182,421 30 July 2008 (30.07.2008) US

(71) Applicant (for all designated States except US):
FREESCALE SEMICONDUCTOR INC. [US/US];
6501 William Cannon Drive West, Austin, TX 78735
(US).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **HALL, Mark, D.** [US/US]; 8404 Sweet Cherry Dr., Austin, TX 78750
(US). **ABELN, Glenn, C.** [US/US]; 314 Richards Dr.,
Buda, TX 78610 (US). **FU, Chong-Cheng** [US/US]; 34
Pascal Lane, Austin, TX 78746 (US).

(74) Agents: **KING, Robert, L.** et al.; 7700 W. Parmer Lane,
MD: TX32/PL02, Austin, TX 78729 (US).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

- with international search report (Art. 21(3))
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments (Rule 48.2(h))

(54) Title: SEMICONDUCTOR DEVICES WITH EXTENDED ACTIVE REGIONS




FIG. 8

(57) Abstract: A method of making a semiconductor device (10) is achieved in and over a semiconductor layer. A trench (18, 20, 22) is formed adjacent to a first active area (24, 26, 28, 30). The trench is filled with insulating material (32, 34, 36). A masking feature (48, 50, 52) is formed over a center portion of the trench to expose a first side of the trench between a first side of the masking feature and the first active area. A step of etching into the first side of the trench leaves a first recess in the trench (54, 56, 58, 60). A first epitaxial region (62, 66) is grown in the first recess to extend the first active area to include the first recess and thereby form an extended first active region.

SEMICONDUCTOR DEVICES WITH EXTENDED ACTIVE REGIONS**Background****Field**

[0001] This disclosure relates generally to semiconductor processing, and more specifically, to forming semiconductor devices having extended active regions.

Related Art

[0002] Semiconductor processing technologies typically impose various dimensional constraints related to active spaces and active widths. For example, a representative 90 nm node CMOS technology may allow a minimum active space of 140 nm and a minimum active width of 110 nm. Typically, such dimensional constraints are imposed to allow manufacturing tolerances during semiconductor processing and to ensure adequate device isolation. In particular, imposing such dimensional constraints may result in easier patterning of active regions and the subsequent filling of the gaps created by shallow trenches.

[0003] Such dimensional constraints, however, reduce design flexibility. For example, in certain instances wider active regions are desired to increase drive current, but cannot be implemented because of the rigid dimensional constraints imposed by conventional design and process methodologies. As an example, in the SRAM cells wider active regions can only be achieved at the cost of an increase in the cell size. Accordingly, there is a need for forming semiconductor devices having extended active regions while substantially complying with the dimensional constraints imposed by design rules related to a particular semiconductor processing technology.

Brief Description of the Drawings

[0004] The present invention is illustrated by way of example and is not limited by the accompanying figures, in which like references indicate similar elements. Elements in the figures are illustrated for simplicity and clarity and have not necessarily been drawn to scale.

[0005] FIG. 1 is a cross-sectional view of a semiconductor device during a processing step;

[0006] FIG. 2 is a cross-sectional view of a semiconductor device during a processing step;

[0007] FIG. 3 is a cross-sectional view of a semiconductor device during a processing step;

[0008] FIG. 4 is a cross-sectional view of a semiconductor device during a processing step;

[0009] FIG. 5 is a cross-sectional view of a semiconductor device during a processing step;

[0010] FIG. 6 is a cross-sectional view of a semiconductor device during a processing step;

[0011] FIG. 7 is a cross-sectional view of a semiconductor device during a processing step;

[0012] FIG. 8 is a cross-sectional view of a semiconductor device during a processing step;

[0013] FIG. 9 is a cross-sectional view of a semiconductor device during a processing step;

[0014] FIG. 10 is a cross-sectional view of a semiconductor device during a processing step; and

[0015] FIG. 11 is a top view of the semiconductor device of FIG. 10 during a processing step.

Detailed Description

[0016] By way of an example, in the same integrated circuit, active areas with different widths can be formed, where both types of active areas are at the minimum allowed pitch. This allows increased design flexibility by allowing the option to have standard drive current devices and higher drive current devices in the same integrated circuit. In one aspect, a method of forming a semiconductor device is provided. The method includes forming a trench adjacent to a first active area. The method further includes filling the trench with insulating material. The method further includes forming a masking feature over a center portion of the trench to expose a first side of the trench between a first side of the masking feature and the first active area. The method further includes etching into the first side of the trench to leave a first recess in the trench. The method further includes growing a first

epitaxial region in the first recess to extend the first active area to include the first recess and thereby form an extended first active region.

[0017] In another aspect, a method of forming a semiconductor device is provided. The method includes providing a semiconductor substrate. The method further includes forming a trench around an active region that defines a boundary of the active region. The method further includes filling the trench with insulating material to form an isolation region. The method further includes forming a masking feature over the isolation region, wherein the masking feature has an edge spaced from the active region to provide an exposed region of the isolation region between the edge of the masking feature and the active region. The method further includes etching into the exposed region to form a recess. The method further includes filling the recess with semiconductor material to form an extended active region as a combination of the recess filled with semiconductor material and the active region.

[0018] In yet another aspect, a semiconductor device is provided. The semiconductor device includes a semiconductor structure having a top surface. The semiconductor device further includes an isolation region of insulating material extending from the top surface to a first depth. The semiconductor device further includes an active region of semiconductor material having a central portion and an adjacent portion, wherein: (1) the central portion extends from the top surface to at least the first depth; (2) the adjacent portion has top portion at the top surface and a bottom portion at no more than a second depth; (3) the second depth is less than the first depth; (4) the adjacent portion is between the central portion and isolation region from the top portion to the bottom portion; and (5) the isolation region is directly under the bottom portion of the adjacent portion.

[0019] FIG. 1 is a cross-sectional view of a semiconductor device 10 during a processing step. Semiconductor device 10 may be formed using a semiconductor substrate 12 using conventional semiconductor processing equipment. Semiconductor substrate 12 described herein can be any semiconductor material or combinations of materials, such as gallium arsenide, silicon germanium, silicon-on-insulator (SOI), silicon, monocrystalline silicon, the like, and combinations of the above. Although an embodiment of the present invention is described using a bulk silicon substrate, other types of substrate, including SOI could also be used consistent with the present invention. A layer of pad oxide 14 may be grown over a top surface of substrate 12. By way of example, the pad oxide layer may be 5 nm to 25 nm thick. Next, a nitride layer 16 may be deposited over the layer of pad oxide. By way of example, the nitride layer may be 50 nm to 200 nm thick. Next, using semiconductor

processing techniques, active regions 24, 26, 28, and 30 may be formed, such that these active regions are separated by trenches 18, 20, and 22, respectively.

[0020] Referring now to FIG. 2, trenches 18, 20, and 22 may be filled using an insulating material to form shallow trench isolation regions 32, 34, and 36. Next, the top surface of the shallow trench isolation regions may be planarized using chemical-mechanical polishing, for example.

[0021] Referring now to FIG. 3, nitride layer 16 may be removed from active regions 24, 26, 28 and 30 using a wet phosphoric etch, for example. Next, pad oxide layer 14 may be removed using a hydrofluoric etch, for example. As shown in FIG. 3, trench divots, such as a trench divot 46 may be formed as a result of the removal of the pad oxide layer. Next, sacrificial oxide layers 38, 40, 42, and 44 may be grown. Next, as shown in FIG. 4, a patterned photoresist layer including photoresist sections 48, 50, and 52 may be formed. With reference to FIG. 5, photoresist sections 48, 50, and 52 (also referred to as masking features) may be trimmed prior to etching. By way of example, trimming may include ashing. As an example, masking feature 50, formed over shallow trench isolation region 34, may leave exposed regions on both sides. Each exposed region may be between the edge of masking feature 50 and the corresponding active region.

[0022] Referring now to FIG. 6, sacrificial oxide layers 38, 40, 42, and 44 and a portion of the oxide in trench isolation regions 32, 34, and 36 may be removed creating recesses 54, 56, 58, and 60. By way of example, an isotropic dry etch using hydrofluoric acid (HF) or an anisotropic oxide dry etch may be used as part of this step. In one embodiment, the depth of the recesses may be 30 nm to 100 nm. Next, as shown in FIG. 7, photoresist sections 48, 50, and 52 may be removed.

[0023] Referring now to FIG. 8, silicon may be epitaxially grown to form epitaxial regions 62 and 66. This step results in selective widening of active regions. Thus, for example, the original active regions 64 and 68 are widened as a result of the grown epitaxial regions. At the same time, however, unpatterned areas are protected by sacrificial oxide layers 38 and 44, for example. Because silicon is grown epitaxially, it has the same crystal orientation as the original active silicon. Thus, using this process, selective active regions can be widened to provide more drive current, as needed. Moreover, the same shallow trench isolation regions are used to provide isolation for both widened and not-widened active regions. In other words, along with complying with dimensional constraints imposed by a technology, such as 90 nm CMOS, widened active regions can be formed. Although FIG. 8 describes the step as epitaxial growth of silicon, silicon may be provided in the recesses using other

methods, as long as the provided silicon has the same crystal structure and orientation as the original silicon in the active regions.

[0024] Next, as shown in FIG. 9, the top surface device 10 may be polished to remove grown epitaxial regions, except the epitaxial growth formed in extended active regions 82 and 84, for example. By way of example, this step may be performed using chemical-mechanical polishing techniques. As a result of this step, active regions 70 and 72 may have a width 76 as opposed to original width 74. Specifically, extensions 78 and 80 may add to original width 74, as shown in FIG. 9. Extended active regions 82 and 84 may provide additional surface area resulting in a higher transistor drive current. The extension of active regions, however, may narrow shallow trench isolation region 34, as indicated by reference numeral 81. Next, as shown in FIG. 10, gate dielectric layers 86 and 88 may be formed over active regions 70 and 72. Moreover, a gate electrode layer 90 may be formed, as shown in FIG. 10. Additional spacers (not shown) may be formed to form transistors.

[0025] Referring now to FIG. 11, which shows a top view of the device 10 of FIG. 10, transistors 96 and 98 may be formed having channel widths corresponding to active regions 92 and 94, respectively, with extended width 76, as compared with original width 74. In one embodiment, semiconductor device 10 may include a semiconductor structure (substrate 12, for example) having a top surface. Isolation regions 32, 34, and 36 may extend from the top surface of substrate 12 to a certain depth. Active region 92 may have a central portion (representative of area covered by active region 74, for example) and an adjacent portion (representative of area covered by active region 84, for example). The central portion of the active region may extend at least to the same depth as the depth of isolation regions 32, 34, and 36, for example. The adjacent portion may have a top portion that has a top surface that is in the same plane as the top surface of the central portion and it may have a bottom portion at no more than a certain depth that is less than the depth to which the central portion extends. As evident from the combination of the various views, at least a portion of isolation region 32 (shown in Figure 2, but not shown in Figure 11) may be directly under the bottom portion of the adjacent portion.

[0026] Moreover, the terms "front," "back," "top," "bottom," "over," "under" and the like in the description and in the claims, if any, are used for descriptive purposes and not necessarily for describing permanent relative positions. It is understood that the terms so used are interchangeable under appropriate circumstances such that the embodiments of the invention described herein are, for example, capable of operation in other orientations than those illustrated or otherwise described herein.

[0027] Although the invention is described herein with reference to specific embodiments, various modifications and changes can be made without departing from the scope of the present invention as set forth in the claims below. Accordingly, the specification and figures are to be regarded in an illustrative rather than a restrictive sense, and all such modifications are intended to be included within the scope of the present invention. Any benefits, advantages, or solutions to problems that are described herein with regard to specific embodiments are not intended to be construed as a critical, required, or essential feature or element of any or all the claims.

[0028] Furthermore, the terms "a" or "an," as used herein, are defined as one or more than one. Also, the use of introductory phrases such as "at least one" and "one or more" in the claims should not be construed to imply that the introduction of another claim element by the indefinite articles "a" or "an" limits any particular claim containing such introduced claim element to inventions containing only one such element, even when the same claim includes the introductory phrases "one or more" or "at least one" and indefinite articles such as "a" or "an." The same holds true for the use of definite articles.

[0029] Unless stated otherwise, terms such as "first" and "second" are used to arbitrarily distinguish between the elements such terms describe. Thus, these terms are not necessarily intended to indicate temporal or other prioritization of such elements.

CLAIMS

What is claimed is:

1. A method of forming a semiconductor device in and over a semiconductor layer, comprising:
 - forming a trench adjacent to a first active area;
 - filling the trench with insulating material;
 - forming a masking feature over a center portion of the trench to expose a first side of the trench between a first side of the masking feature and the first active area;
 - etching into the first side of the trench to leave a first recess in the trench; and
 - growing a first epitaxial region in the first recess to extend the first active area to include the first recess and thereby form an extended first active region.
2. The method of claim 1, wherein the first active area has a first width extending in a first direction, further comprising:
 - forming a first transistor over and in the extended first active region having a gate over a channel running in the first direction wherein the first transistor has a channel width greater than the first width.
3. The method of claim 1, further comprising chemical mechanical polishing the extended first active area.
4. The method of claim 3, wherein the first active area has a first width extending in a first direction, further comprising:
 - forming, after the step of chemical mechanical polishing, a first transistor over and in the extended first active region having a gate over a channel running in the first direction wherein the first transistor has a channel width greater than the first width.
5. The method of claim 1 further comprising trimming the masking feature prior to the step of etching.
6. The method of claim 5, wherein the step of trimming is further characterized as comprising ashing.

7. The method of claim 1, wherein:
 - the step of forming a trench is further characterized by the trench being between the first active area and a second active area;
 - the step of forming the masking feature is further characterized as exposing a second side of the trench between a second side of the masking feature and the second active area;
 - the step of etching is further characterized as etching into the second side of the trench to leave a second recess in the trench; and
 - the step of growing is further characterized by growing a second epitaxial region in the second recess to extend the second active area to include the second recess and thereby form an extended second active region.
8. The method of claim 7, further comprising chemical mechanical polishing the extended first active area and the extended second active area.
9. The method of claim 8, further comprising:
 - forming a gate, after the step of chemical mechanical polishing, extending over the first extended active area and the second active area including over the first epitaxial region and the second epitaxial region.
10. The method of claim 9, wherein the step of forming the masking feature is further characterized by the masking feature comprising photoresist, the method further comprising trimming the photoresist before the step of etching.
11. A method of forming a semiconductor device, comprising:
 - providing a semiconductor substrate;
 - forming a trench around an active region that defines a boundary of the active region;
 - filling the trench with insulating material to form an isolation region;
 - forming a masking feature over the isolation region, wherein the masking feature has an edge spaced from the active region to provide an exposed region of the isolation region between the edge of the masking feature and the active region;
 - etching into the exposed region to form a recess; and
 - filling the recess with semiconductor material to form an extended active region as a combination of the recess filled with semiconductor material and the active region.

12. The method of claim 11, further comprising:
trimming the mask feature prior to the step of etching.
13. The method of claim 11, further comprising forming a gate over the extended active region.
14. The method of claim 11, wherein the step of forming the gate is further characterized by the gate passing over the recess filled with semiconductor material.
15. The method of claim 11, further comprising chemical mechanical polishing the extended active region.
16. The method of claim 11, wherein the step of forming the masking feature is further characterized by the exposed region extending completely around the active area.
17. The method of claim 11, further comprising:
forming a transistor in and over the active region, the transistor having a gate that crosses the recess filled with semiconductor material in two different locations.
18. The method of claim 11, wherein the step of filling the recess is further characterized as epitaxially growing the semiconductor material.
19. A semiconductor device, comprising:
a semiconductor structure having a top surface;
an isolation region of insulating material extending from the top surface to a first depth;
an active region of semiconductor material having a central portion and an adjacent portion, wherein
the central portion extends from the top surface to at least the first depth;
the adjacent portion has top portion at the top surface and a bottom portion at no more than a second depth;
the second depth is less than the first depth;
the adjacent portion is between the central portion and isolation region from the top portion to the bottom portion; and
the isolation region is directly under the bottom portion of the adjacent portion.

20. The semiconductor device of claim 19, further comprising a gate over the central portion and the adjacent portion of the active area.

1/6




FIG. 1




FIG. 2

2/6




FIG. 3




FIG. 4




FIG. 5




FIG. 6

4/6




FIG. 7




FIG. 8

5/6




FIG. 9




FIG. 10

6/6




FIG. 11

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US2009/043457**A. CLASSIFICATION OF SUBJECT MATTER*****H01L 21/76(2006.01)i, H01L 21/336(2006.01)i, H01L 21/8244(2006.01)i***

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 8 : H01L 21/76, H01L 21/336, H01L 21/8244

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched
Korean Utility models and applications for Utility models since 1975
Japanese Utility models and applications for Utility models since 1975Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)
eKOMPASS(KIPO internal) "trench, active, gate, channel, width, recess, epitaxy, CMP, resist, trim"**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2008-0079076 A1 (SHEEN, D. S. et al.), 3 April 2008	1-2, 7,11, 13-14, 16-20
Y	(see the abstract; figures 1-2; and paragraphs [0046]-[0056])	3-6, 8-10, 12, 15
Y	US 6503799 B2 (Horita, K. et al.), 7 January 2003 (see the abstract; figures 4-5; and column 8 lines 46-51)	3-4, 8-10, 15
Y	US 2002-0160320 A1 (Shields, J. A. et al.), 31 October 2002 (see the abstract; figures 2-5; and paragraph [0033])	5-6, 10, 12
A	KR 10-2005-0045599 A (SAMSUNG ELECTRONICS CO., LTD.), 17 May 2005 (see the abstract; figures 6-16; and page 3 line 38- page 5 line 4)	1-20

 Further documents are listed in the continuation of Box C. See patent family annex.

* Special categories of cited documents:	
"A" document defining the general state of the art which is not considered to be of particular relevance	"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
"E" earlier application or patent but published on or after the international filing date	"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of citation or other special reason (as specified)	"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
"O" document referring to an oral disclosure, use, exhibition or other means	"&" document member of the same patent family
"P" document published prior to the international filing date but later than the priority date claimed	

Date of the actual completion of the international search 28 DECEMBER 2009 (28.12.2009)	Date of mailing of the international search report 29 DECEMBER 2009 (29.12.2009)
Name and mailing address of the ISA/KR  Korean Intellectual Property Office Government Complex-Daejeon, 139 Seonsa-ro, Seo-gu, Daejeon 302-701, Republic of Korea Facsimile No. 82-42-472-7140	Authorized officer Kim, Young Jin Telephone No. 042 481 5771



INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2009/043457

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2008-0079076 A1	03.04.2008	CN 101154665 A CN 101154665 A0 KR 10-0772114 B1	02.04.2008 02.04.2008 01.11.2007
US 06503799 B2	07.01.2003	JP 2002-270685 A KR 20020072183 A KR 10-0412180 B1 US 2002-0127841 A1	20.09.2002 14.09.2002 24.12.2003 12.09.2002
US 2002-0160320 A1	31.10.2002	AU 2002-309493 A1 CN 1333436 C CN 1500287 A CN 1494732 A CN 1270353 C EP 1374289 B1 EP 1374287 A2 JP 2004-530922 A JP 2004-533110 A KR 10-0836948 B1 KR 10-0847369 B1 TW 533505 B TW 533505 A US 2004-0209411 A1 US 2004-0129880 A1 US 2002-0160628 A1 US 2002-0142607 A1 US 06589709 B1 US 06630288 B2 US 06653231 B2 US 06716571 B2 US 06774365 B2 US 06815359 B2 US 06828259 B2 US 2002-0139773 A1 WO 2002-080239 A2 WO 2002-078095 A3 WO 2002-078095 A2 WO 0208-0239A3 WO 2002-080239 A3	08.10.2002 22.08.2007 26.05.2004 05.05.2004 16.08.2006 03.12.2008 02.01.2004 07.10.2004 28.10.2004 11.06.2008 21.07.2008 21.05.2003 21.05.2003 21.10.2004 08.07.2004 31.10.2002 03.10.2002 08.07.2003 07.10.2003 25.11.2003 06.04.2004 10.08.2004 09.11.2004 07.12.2004 03.10.2002 10.10.2002 03.10.2002 03.10.2002 12.12.2002 10.10.2002
KR 10-2005-0045599 A	17.05.2005	None	