

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization International Bureau



(43) International Publication Date
4 November 2004 (04.11.2004)

PCT

(10) International Publication Number
WO 2004/095572 A1

(51) International Patent Classification⁷: **H01L 21/8238, 29/78**

Institute of Microelectronics 11 Science Park Road, Singapore 117685 (SG).

(21) International Application Number:
PCT/SG2004/000100

(74) Agent: **ELLA CHEONG SPRUSON & FERGUSON (SINGAPORE) PTE LTD**; P.O. Box 1531, Robinson Road Post Office, Singapore 903031 (SG).

(22) International Filing Date: 19 April 2004 (19.04.2004)

(81) **Designated States** (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
60/464,936 22 April 2003 (22.04.2003) US

(84) **Designated States** (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).


(71) **Applicants** (for all designated States except US): **NATIONAL UNIVERSITY OF SINGAPORE [SG/SG]; 10 Kent Ridge Crescent, Singapore 119260 (SG). AGENCY FOR SCIENCE TECHNOLOGY AND RESEARCH [SG/SG]; 20 Biopolis Way, #07-01 Centros, Singapore 138668 (SG).**

Published:

— with international search report

[Continued on next page]

(54) **Title:** A METHOD OF FABRICATING A CMOS DEVICE WITH DUAL METAL GATE ELECTRODES



(57) **Abstract:** A method of constructing a dual metal gate CMOS structure that uses an ultra thin aluminum nitride (AlN_x) buffer layer (28) between the metal gate (30) and gate dielectric (26) during processing for preventing the gate dielectric (26) from being exposed in the metal etching process. After the unwanted gate metal is etched away, the CMOS structure is annealed. During the annealing, the buffer layer (28) is completely consumed through reaction with the metal gate (30) and a new metal alloy (38, 40) is formed, resulting in only a minimal increase in the equivalent oxide thickness. The buffer layer (28) and gate metals (30) play a key role in determining the work functions of the metal/dielectric interface, since the work functions of the original gate metals are modified as a result of the annealing process.



For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

A METHOD OF FABRICATING A CMOS DEVICE WITH
DUAL METAL GATE ELECTRODES

5

FIELD OF THE INVENTION

The present invention relates generally to methods of fabricating CMOS devices and more particularly to a method of fabricating a CMOS device with dual metal gate 10 electrodes using a consumable thin buffer layer between the metal gate and the gate dielectric.

BRIEF DESCRIPTION OF THE PRIOR ART

In the construction of CMOS devices, doped polysilicon is commonly used for gate 15 electrodes. Polysilicon is convenient because it can be doped to achieve the desired work functions in the two CMOS GATES. However, problems arise as the CMOS device is scaled to smaller dimensions. High resistivity, reduced inversion charge density and transconductance, and undesirable depletion of doped polysilicon gate electrodes can occur, resulting in a detrimental increase in the thickness of the gate oxide layers. There is 20 also a problem with boron penetration by diffusion from the polysilicon into thin gate oxide layers.

As the equivalent gate oxide thickness (EOT) decreases below 1.0nm, the capacitance connected with the depletion layer in the polysilicon gate becomes an important limiting factor in EOT scaling. Therefore, it is projected that a metal gate and in 25 particular a dual metal gate may be required in 50nm and smaller gate lengths. In the dual metal gate, an N-MOS metal and a P-MOS metal are used for the dual gates. However,

current dual metal gate technology has unsolved problems in process integration, especially in the procedure of lithographically masking and removing the first metal of the dual metal gates deposited on a portion of a wafer without generating etching damage to the gate dielectric. The usual method for fabricating dual metal gate electrodes is to 5 deposit the first metal on top of the gate dielectric. The first metal is then removed by lithographically masking and selective etching from one of the well regions, which may be the n-well or p-well region. After that the second metal is deposited on top of the first metal as well as the exposed dielectric. Unfortunately the etching chemical solutions can also attack and remove a portion of the gate dielectric. This is a practical obstacle in the 10 use of dual metal gate technology in production, even if the right metals are successfully identified. Another method to fabricate dual metal gate electrodes involves the use of ion implantation technology. In this case, a metal is deposited on top of the gate dielectrics, and one of the well regions is covered with photoresist. Ion implantation is then applied to one of the metal electrodes, which changes the work function of the metal. As a result, 15 two different work functions of metal electrodes are obtained. However, the ion implantation can damage the gate dielectric, resulting in degradation of gate dielectric performance.

SUMMARY

Briefly, a preferred embodiment of the present invention includes a method of 20 constructing a dual metal gate CMOS structure that uses an ultra thin aluminum nitride (AlN_x) buffer layer with a thickness typically less than 20nm. The layer lies between the metal gate and gate dielectric during processing for protecting the gate dielectric during the metal gate etching process. After dual metal gates are formed, the CMOS structure is subjected to an annealing temperature. During the annealing, the buffer layer is 25 completely consumed through reaction with the metal gate and new metal alloys are

formed that have optimal work functions . The annealing process causes only a minimal increase in the equivalent thickness.

IN THE DRAWING

Fig. 1 is a flow chart for describing the method of the present invention;

5 Fig. 2A illustrates the deposition of a buffer layer over a gate dielectric;

Fig. 2B illustrates deposition of a first metal over the buffer layer, and preparation for removing the first metal from a portion of the buffer layer;

Fig. 2C shows the structure with the unwanted portion of first metal removed;

Fig. 2D illustrates deposition of a second metal;

10 Fig. 2E illustrates preparation for selective etching of the first and second metals and the buffer layer;

Fig. 2F shows the CMOS structure with the metal removed as mentioned in reference to Fig. 2E;

Fig. 2G illustrates annealing and the resultant effect on the buffer layer;

15 Fig. 3 is a table showing the etching rates of various films;

Fig. 4 is a graph of capacitance versus gate voltage for various platinum (Pt) gates after anneal;

Fig. 5 is a graph of capacitance versus gate voltage for Hf-AlN_x/SiO₂ and Ta-AlN_x/SiO₂ gate after anneal;

20 Fig. 6 is a graph of forward gate voltage versus the thickness of the oxide region after anneal, for Ta-AlN_x and Hf-AlN_x gate metals; and

Fig. 7 is a graph of resultant equivalent gate oxide thickness variation as a function of annealing temperature for two different thicknesses of AlN_x buffer layers.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

The method of the present invention is illustrated in the flow chart of Fig. 1. The process/method fabricates dual metal gate electrodes of a CMOS device. This method allows each metal gate electrode to have its optimal work function, namely 4.4v for 5 NMOS and 4.9v for PMOS. The process begins (block 10) with forming a gate dielectric 26 on a substrate 22 which has a p-well region and n-well region for use in the formation of NMOSFET and PMOSFET devices in a CMOS. In a preferred embodiment the gate dielectric is thermally grown SiO_2 . A buffer layer 28 is then deposited (block 11) on the gate dielectric 26 of the CMOS p and n-well structures. Methods for depositing the buffer 10 layer include physical vapor deposition (PVD), chemical vapor deposition (CVD), atomic layer deposition (ALD), and sputtering. The buffer layer material is selected to meet three criteria: (a) It must be chemically resistant to protect the underlying gate dielectric from exposure to an etchant used during etching of a gate metal that is deposited on the buffer; (b) It must be consumable during annealing so as to form dual metal alloys through 15 reaction with the gate metals during an annealing procedure so that the consumed buffer layer does not increase the final equivalent oxide thickness; and (c) The buffer layer material must be selected so that the work functions of the resulting dual metal gates after annealing are optimal for a dual metal gate CMOS. These criteria are all included in block 11 of Fig. 1. A preferred buffer material is non-stoichiometric aluminum nitride 20 (AlN_x) where "x" is in the range of 0.98 to 1.02. A preferred buffer thickness is less than 1.5nm. Thicknesses larger than 1.5nm of AlN_x may not completely alloy with the gate metal during anneal, and therefore are not preferred. In one embodiment, a gate metal has a thickness of 100nm, a gate dielectric has a thickness of 3.5 nm, and AlN_x , where "x" is near 1.0, has an initial thickness of approximately 1.0nm. Other materials that meet the 25 required criteria are also included in the spirit of the present invention. It is highly unusual

and unexpected that an insulator such as AlN_x can be alloyed with a metal such as Hf to form a metallic alloy with optimal work functions for CMOS applications.

An AlN_x buffer has a very high chemical resistance against chemical etching. Furthermore it can be react with gate metals that have an electronegativity below 1.34, 5 such as Ti (1.32), Hf (1.23) and Ta (1.33), to form alloys that raise the work function of these metals. For example a Hf- AlN_x alloy has a work function of 4.4eV, that is optimal for NMOS and a Ta- AlN_x alloy has a work function of 4.9eV, that is optimal for PMOS.

Referring back to Fig. 1, after depositing the buffer layer, a first metal is deposited over the buffer layer, which notably covers first and second wells (block 12). The first 10 metal is then removed from over the second well (block 14). A preferred first metal is Hf.

A preferred method of removal of the unmasked gate metal is by wet chemical etching in solutions known to the state of art, including sulfuric acid and hydrogen peroxide, or a mixture of hydrofluoric acid, hydrogen peroxide and de-ionized water. A second metal is then deposited over the first metal and on the exposed buffer (block 16). A preferred 15 second metal is Ta. After two different metals are deposited, etching using a dry etch process such as RIE is done to obtain gate electrode patterns. (Block 18). This CMOS structure including the remaining first and second metal and underlying buffer material, is then subjected to an anneal, whose temperature and time is selected to cause the consumption of the buffer layer by reacting with the gate metal and therefore forming a 20 metal alloy composed of the buffer material and gate metal (block 20). The anneal temperature should be in the range of 400 to 700°C with a preferred temperature of 420°C. The selection of gate metal in combination with the selection of buffer material in the process of the method of the present invention, allows control i.e. a determination of the work function of the metal gate electrode. A particular composition ratio of aluminum and 25 nitrogen can be selected in order to determine the resultant gate metal work function i.e.,

the work function is dependent on the composition ratio of aluminum to nitrogen as well as on the anneal temperature and time. Annealing is conducted in a furnace at 400 ~ 500C for 30 mins, or in RTA tool at 500 to 700C for 1 min.

The process/method of the present invention will now be described more clearly in reference to Figs. 2A-2G. Fig. 2A shows a prior art substrate 22 (preferably S_i), a gate dielectric 26, and symbolically indicates an NMOS p-well 23 and a PMOS n-well 25. Those skilled in the art will understand how to construct Fig. 2A and variations, all of which are included in the present invention in combination with the gate structure and method of construction as described in reference to Fig. 1 and described in detail below.

According to the present invention as shown in Fig. 2B, a buffer layer 28 is deposited on the gate dielectric 26. The buffer layer 28 prevents the gate dielectric/gate oxide 26 from being exposed to the metal etching process, and also determines the work functions at the metal/dielectric interface. During the annealing, the buffer layer is completely consumed through reaction with the gate metal, and a new alloy is formed. This process has the additional advantage that there is minimal change in the equivalent oxide thickness of the gate dielectric region. The buffer layer material is selected to meet the requirements discussed in reference to block 11 of Fig. 1. The preferred embodiment of the present invention includes a buffer material of AlN_x , with "x" approximately 1.0 in the range of 0.98 to 1.02. One of the buffer material requirements discussed above is that it must convert with the gate metal into a metal alloy during the annealing process. AlN_x can be converted in the annealing process into metal alloys when reacting with metals that have electronegativity below 1.34, such as Ti(1.32), Hf(1.23) and Ta(1.33) to form alloys with altered work functions. Alloys of these metals with AlN_x have work functions substantially higher than that of the bare metals.

Fig. 2B also illustrates the next step in the process/method wherein a first gate metal 30 is deposited on the buffer layer 28. Metal 30 in the example given is an NMOS metal. This first gate metal could alternatively be a PMOS metal such as Ta (not Hf). Assuming the first metal 30 is an NMOS metal, the NMOS metal must then be removed 5 from over the PMOSFET region. Alternatively, if the first metal were a PMOS metal, it would have to be removed from the NMOSFET region. In the example given, a photoresist 31 is placed over the first metal 30 (NMOSmetal) as shown over the NMOSFET region, and the metal is etched away from over the PMOSFET region, resulting in the structure as illustrated in Fig. 2C. With the NMOS metal removed from 10 the PMOSFET REGION, a PMOS metal 32 is deposited as shown in Fig. 2D, covering the NMOS metal 30 and the PMOSFET area. This is shown planarized in Fig. 2D. The next step is to remove both the PMOSFET and NMOSFET metals, and the buffer layer, except in the NMOS and PMOS gate areas, symbolically indicated as 34 and 36 respectively in Fig. 2E. Those skilled in the art will know of various methods of accomplishing this 15 removal. The method illustrated simply places resist 38 over the two gate areas as shown in Fig. 2E, and etches the remaining exposed metals. The etching of the second metal is different from the first metal etching. The first metal is etched selectively while the second metal etching is only to define the gate electrode pattern. The buffer layer 28 remains after etching as shown in Fig. 2F. However, please note that the buffer layer is 20 consumed by the annealing process, forming alloys 38, 40 with the deposited metal as shown in Fig. 2G.

The present invention also includes other methods of achieving the structures of Fig. 2F that use the novel buffer layer 28 for the purpose as disclosed above. The next step is to anneal the structure of Fig 2F for alloying the buffer layer with the metal 25 layers 30 and 32 for the NMOSFET and PMOSFET gates respectively to consume the

buffer layer and form metal alloys, indicated as 38 and 40 in Fig 2G. The buffer layer 28 has effectively been consumed in the annealing/alloying process.

Fig. 3 is presented to show the etching rates of various films. HPM is a mixture of HF, H₂O₂ and H₂O, and SPM is a mixture of H₂SO₄ and H₂O₂. As shown, HPM has a 5 very low etch rate on AlN_x compared with Hf or SiO₂. SPM has zero etch rate on AlN_x, compared with zero etch rate in SiO₂ and a very high etch rate on Hf.

Fig. 4 includes a curve “-o-” representing the gate capacitance vs. gate voltage of a gate structure having Pt gate metal deposited directly on a SiO₂ gate dielectric, without a buffer layer. The curve “-●-” represents the gate capacitance vs. gate voltage of a gate 10 structure with a Pt gate metal on an AlN_x buffer on a SiO₂ gate dielectric after anneal at 420°C. The structure of curve “-●-” was not exposed to an etchant for removing for example Hf metal, and therefore sets a reference for comparison. The curves indicate a capacitance at -2V of approximately 820 nF/cm² for Pt/SiO₂ and 750nF/cm² for the Pt/AlN_x/SiO₂ (annealed), which corresponds to a difference in equivalent oxide thickness 15 of 0.3 nm, assuming equal dielectric constants for AlN_x and SiO₂.

The “-▲-” curve represents the gate capacitance vs. gate voltage for a Pt/AlN_x/SiO₂ structure after anneal, but in the construction process was subjected to a wet chemical etch on the AlN_x layer prior to deposition of the Pt layer. This was done to test the effectiveness of the AlN_x layer in resisting the wet etch that is used to remove the 20 portion of the first metal 30. The curves show no significant difference between the “-●-” curve and the “-▲-” curve, indicating that the AlN_x was effective as an etch mask in resisting the wet chemical Hf strip process.

As a further test/evaluation, a Ta/AlN_x/SiO₂/Si gate layer was formed and a High Resolution Transmission Electron Microscopy (HRTEM) image was taken showing the 25 thickness of the combined AlN_x/SiO₂ layers before annealing, and after annealing at

420°C. The thickness was 4.24nm prior to annealing, and 3.50nm after annealing. The difference of 0.74nm in thickness before and after anneal, as shown in TEM pictures, showed the consumed AlN. This confirmed the consumption of AlN. It should be noted that the value of 0.74nm is below 1.5nm.

5 Fig. 5 shows curves of gate capacitance versus gate voltage for two structures, one using hafnium (Hf) and the other tantalum (Ta) gate metal. The curves are after a 420°C anneal, and indicate a maximum difference in the curve of 0.5V.

10 Fig. 6 is a plot of the gate forward bias voltage (V_{fb}) versus the gate oxide thickness (T_{ox}) for two different gate structures after anneal, both using the AlN_x buffer layer in the process according to the present invention. The evaluated work functions are 4.9eV with Ta as the gate metal, and 4.4eV with Hf (hafnium) as the gate metal, again showing $\Delta\phi=0.5V$.

15 Fig. 7 is a plot of the change in the equivalent oxide thickness resulting from the annealing process for various annealing temperatures and for two different structures, one with a AlN_x thickness of about 0.8nm and the other with a AlN_x thickness of about 1.5nm. The graphs show that the equivalent oxide thickness is reduced slightly as a result of the annealing process and reduced more for the thicker structure. The maximum change was about 0.5nm corresponding to a 700°C anneal with use of the 1.5nm AlN_x layer in a Ta/ AlN_x/SiO_2 stack.

20 Although the present invention has been described above in terms of a specific embodiment, it is anticipated that alterations and modifications thereof will no doubt become apparent to those skilled in the art. It is therefore intended that the following claims be interpreted as covering all such alterations and modifications as fall within the true spirit and scope of the invention.

Claims:

1. A method of fabricating a CMOS device comprising the steps of:
 - (a) forming a gate dielectric on a semiconductor substrate that can be sectioned into a p-well region for forming an NMOSFET and a n-well region for creating PMOSFET;
 - (b) forming a buffer layer material over the gate dielectric;
 - (c) depositing a first metal on the buffer layer;
 - (d) selectively etching the first metal with a first etchant so that the buffer layer is exposed on one of said p-well and n-well regions;
 - 10 (e) depositing a second metal on both the exposed buffer layer and the remaining first metal;
 - (f) removing said first metal and said second metal and said buffer layer in selected areas so as to form a PMOSFET gate electrode and an NMOSFET gate electrode of said CMOS device; and
 - 15 (g) annealing remaining portions of said first metal and said second metal and said buffer layer to consume said portions of said buffer layer by reacting with said first metal and said second metal to form first and second conductive alloys with first and second work functions respectively.
2. A method as recited in claim 1 wherein said buffer layer material is selected to have a resistance to said first etchant for protecting said gate dielectric from said first etchant.
- 20 3. A method as recited in claim 2 wherein a composition ratio of said aluminum to said nitrogen is selected to achieve desired work functions of said metal alloys.
- 25 4. A method as recited in claim 1 or 2 wherein said buffer layer material is a compound including aluminum and nitrogen.
- 30 5. A method as recited in any one of the preceding claims wherein said buffer layer has a buffer layer thickness less than 20nm.

6. A method as recited in any one of the preceding claims wherein said first etchant is a wet chemical solution including a mixture of sulfuric acid and hydrogen peroxide.
- 5 7. A method as recited in any one of claims 1 to 5 wherein said first etchant is a wet chemical solution including a mixture of hydrofluoric acid and hydrogen peroxide.
8. A method as recited in any one of preceding claims wherein said annealing is done at a temperature in excess of 400°C.
- 10 9. A method as recited in any one of preceding claims wherein the first metal and second metal are selected from the group consisting of titanium (Ti), hafnium (Hf) and tantalum (Ta).
- 15 10. A method as recited in any one of preceding claims wherein said first metal is hafnium and said second metal is tantalum.
11. A method as recited in any one of preceding claims wherein said forming a buffer layer material includes a process selected from the group consisting of physical vapor deposition (PVD), chemical vapor deposition (CVD) and atomic layer deposition (ALD).
- 20 12. A method as recited in any one of preceding claims wherein the first metal and second metal have an electronegativity of less than 1.34 eV.
- 25 13. A method of determining a work function of a metal gate electrode comprising:
determining a desired work function of a metal gate electrode including
 - (a) depositing a buffer layer material on a gate dielectric;
 - (b) depositing a metal on said buffer layer material; and
 - 30 (c) annealing said buffer layer and said metal to cause said buffer material and said metal to react and form an alloy having the desired work function.

14. A method as recited in claim 13 wherein said buffer layer material includes aluminum and nitrogen.
15. A method as recited in claim 14 wherein a composition ratio of said aluminum and said nitrogen is selected to achieve a desired said work function.
16. A metal gate for CMOS applications, wherein the contact area between said metal gate and adjacent metal gate dielectric is comprised of an alloy formed from AlN_x and a metal whose electronegativity is less than 1.4.
17. A metal gate as in Claim 16, where the metal is Hf, and the alloy has a work function of approximately 4.4eV, appropriate for NMOS.
18. A metal gate as in Claim 16, where the metal is Ta, and the alloy has a work function of approximately 4.9eV, appropriate for PMOS.

1/7




FIG. 1

2/7




FIG. 2A




FIG. 2B




FIG. 2C

3/7




FIG. 2D




FIG. 2E




FIG. 2F

4/7




FIG. 2G

5/7

	(unit: nm/min)		
	Hf	AlN _x	SiO ₂
HPM	82	<0.1	6.0
SPM	>100	0	0

FIG. 3




FIG. 4

6/7




FIG. 5




FIG. 6

7/7




FIG. 7

INTERNATIONAL SEARCH REPORT

International application No.
PCT/SG2004/000100

A. CLASSIFICATION OF SUBJECT MATTER		
Int. Cl. 7: H01L 21/8238, 29/78		
According to International Patent Classification (IPC) or to both national classification and IPC		
B. FIELDS SEARCHED		
Minimum documentation searched (classification system followed by classification symbols)		
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched		
Electronic data base consulted during the international search (name of data base and, where practicable, search terms used) DWPI, JAPIO IPC H01L with keywords: gate; work function, electron affin; anneal, rta, heat, thermal, temperature; buffer, barrier, shield, protect, dual (2w) gate; aluminium nitride, aln, alnx; titanium hafnium, tantalum, ti, hf, ta; electronegativ; aluminium; nitrogen		
C. DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
P, A	US 2003/0180994 A1 (POLISHCHUK et al.) 25 September 2003 Whole document	1-18
A	EP 1298722 A2 (TEXAS INSTRUMENTS INCORPORATED) 2 April 2003 Whole document	1-18
A	US 2002/0086507 A1 (PARK et al.) 4 July 2002 Whole document	1-18
A	Patent Abstracts of Japan, JP 61-140176 A (SEMICONDUCTOR ENERGY LAB CO LTD) 27 June 1986 Abstract	1-18
<input type="checkbox"/> Further documents are listed in the continuation of Box C		<input checked="" type="checkbox"/> See patent family annex
<p>* Special categories of cited documents:</p> <p>"A" document defining the general state of the art which is not considered to be of particular relevance</p> <p>"E" earlier application or patent but published on or after the international filing date</p> <p>"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)</p> <p>"O" document referring to an oral disclosure, use, exhibition or other means</p> <p>"P" document published prior to the international filing date but later than the priority date claimed</p> <p>"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention</p> <p>"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone</p> <p>"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art</p> <p>"&" document member of the same patent family</p>		
Date of the actual completion of the international search 28 May 2004	Date of mailing of the international search report - 3 JUN 2004	
Name and mailing address of the ISA/AU AUSTRALIAN PATENT OFFICE PO BOX 200, WODEN ACT 2606, AUSTRALIA E-mail address: pct@ipaaustralia.gov.au Facsimile No. (02) 6285 3929	Authorized officer MICHAEL HALL Telephone No : (02) 6283 2474	

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/SG2004/000100

This Annex lists the known "A" publication level patent family members relating to the patent documents cited in the above-mentioned international search report. The Australian Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

Patent Document Cited in Search Report			Patent Family Member			
US	2003180994	NONE				
EP	1298722	JP	2003179155	US	2003062577	
US	2002086507	CN	1363949	JP	2002237469	KR 2002056260
JP	61140176	NONE				

Due to data integration issues this family listing may not include 10 digit Australian applications filed since May 2001.

END OF ANNEX