



(86) Date de dépôt PCT/PCT Filing Date: 2010/01/25
(87) Date publication PCT/PCT Publication Date: 2010/07/29
(85) Entrée phase nationale/National Entry: 2011/07/12
(86) N° demande PCT/PCT Application No.: US 2010/022016
(87) N° publication PCT/PCT Publication No.: 2010/085770
(30) Priorité/Priority: 2009/01/26 (US61/147,451)

(51) Cl.Int./Int.Cl. *G03F 7/00* (2006.01)
(71) Demandeur/Applicant:
NANOINK, INC., US
(72) Inventeurs/Inventors:
AMRO, NABIL A., US;
SANEDRIN, RAYMOND, US;
RENDLEN, JEFFREY R., US;
NELSON, MICHAEL R., US
(74) Agent: BERESKIN & PARR LLP/S.E.N.C.R.L.,S.R.L.

(54) Titre : FABRICATION D'UNE MATRICE HOMOGENE D'AIRE IMPORTANTE COMPRENANT UN CONTROLE DE LA TEMPERATURE DES SUBSTRATS
(54) Title: LARGE AREA, HOMOGENEOUS ARRAY FABRICATION INCLUDING SUBSTRATE TEMPERATURE CONTROL




Figure 15

(57) Abrégé/Abstract:

Improved patterning at small scale including nanoscale. A method comprising: providing at least one cantilever comprising at least one tip thereon, and a material deposited on the tip, contacting the cantilever with a substrate so that the material is deposited from the tip onto the substrate to form a material deposit, wherein the temperature of the substrate is adapted to control a size of the material deposit. A device comprising: at least one heat sink, at least one heating or cooling stage, at least one vacuum system, wherein the device is adapted to function with a substrate to be subjected to a material deposition and to keep the substrate temperature substantially constant during deposition.



(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau(43) International Publication Date
29 July 2010 (29.07.2010)

PCT

(10) International Publication Number
WO 2010/085770 A1(51) International Patent Classification:
G03F 7/00 (2006.01)(21) International Application Number:
PCT/US2010/022016(22) International Filing Date:
25 January 2010 (25.01.2010)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
61/147,451 26 January 2009 (26.01.2009) US(71) Applicant (for all designated States except US):
NANOINK, INC. [US/US]; 8025 Lamon Avenue, Skokie, IL 60077 (US).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **AMRO, Nabil, A.** [US/US]; 301 Wood Creek Road, Apt 205, Wheeling, IL 60090 (US). **SANEDRIN, Raymond** [US/US]; 10113 Old Orchard Court, Apt. 103, Skokie, IL 60076 (US). **RENDLEN, Jeffrey, R.** [US/US]; 21 W. 611 Glen Valley Drive, Glen Ellyn, IL 60137 (US). **NELSON, Michael, R.** [US/US]; 1309 Annie Lane, Libertyville, IL (US).(74) Agents: **AGARWAL, Pavan, K.** et al.; Foley & Lardner LLP, Washington Harbour, 3000 K St., NW Sixth Floor, Washington, DC 20007 (US).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

— with international search report (Art. 21(3))

(54) Title: LARGE AREA, HOMOGENEOUS ARRAY FABRICATION INCLUDING SUBSTRATE TEMPERATURE CONTROL




Figure 15

(57) Abstract: Improved patterning at small scale including nanoscale. A method comprising: providing at least one cantilever comprising at least one tip thereon, and a material deposited on the tip, contacting the cantilever with a substrate so that the material is deposited from the tip onto the substrate to form a material deposit, wherein the temperature of the substrate is adapted to control a size of the material deposit. A device comprising: at least one heat sink, at least one heating or cooling stage, at least one vacuum system, wherein the device is adapted to function with a substrate to be subjected to a material deposition and to keep the substrate temperature substantially constant during deposition.

WO 2010/085770 A1

LARGE AREA, HOMOGENEOUS ARRAY FABRICATION INCLUDING SUBSTRATE TEMPERATURE CONTROL

RELATED APPLICATIONS

This application claims priority to US provisional application serial no. 61/147,451 filed January 26, 2009, which is hereby incorporated by reference in its entirety.

BACKGROUND

A need exists for improvements in existing procedures and devices to fabricate large areas of structures, including microstructures and nanostructures. For example, one important area of technology is the ability to transfer materials from a tip, or an array of tips, to a substrate. For example, dots and lines can be formed by this method, which is a direct write patterning or lithography method. Nanoscale tips can be used to form nanoscale structures. One application for such structures includes better engineering of cells including, for example, stem cells.

SUMMARY

Embodiments described herein include, for example, articles, devices, instruments, software, methods of making, and methods of using.

Temperature-controlled dip pen nanolithographic printing embodiments are described (can be called TC-DPN, for example). For example, one embodiment provides a method comprising: providing at least one cantilever comprising at least one tip thereon, and a material deposited on the tip, contacting the cantilever with a substrate so that the material is deposited from the tip onto the substrate to form a material deposit, wherein the temperature of the substrate is adapted to control a size of the material deposit.

Another embodiment provides a device comprising: at least one heat sink, at least one heating or cooling stage, at least one vacuum system, wherein the device is adapted to function with a substrate to be subjected to a material deposition and to keep the substrate temperature substantially constant during deposition.

Another embodiment provides a method comprising: controlling the rate of deposition of a material from a tip to substrate by controlling the temperature of the substrate with use of a device attached directly to the substrate.

At least one advantage can be found in one or more embodiments. For example, inks can be patterned at higher resolution and smaller sizes, and inks which can be difficult to pattern can be patterned with temperature control. In one embodiment, an improvement can be based on leveling a two-dimensional pen array (2D nano PrintArray™) with respect to a substrate surface. If the 2D pen array is not properly leveled with respect to the substrate surface, some pen tips may touch the surface before other tips, some pen tips may not touch the substrate surface at all, and/or the load exerted by these tips onto the substrate surface can be different leading to non-homogeneous and inconsistent patterning. An advantage of at least one improvement can be to determine with certainty when all the tips of the 2D pen array slightly touch the surface with approximately the same exerted force. One or more advantages can be achieved in improving the results of cellular studies and commercialization, including stem cell studies and commercialization, including differentiation studies and commercialization. Other advantages are noted below.

BRIEF DESCRIPTION OF FIGURES

The patent or application file contains at least one drawing executed in color. Copies of this patent or patent application publication with color drawing(s) will be provided by the office upon request and payment of the necessary fee.

Figure 1: 2D PenArray approach using cantilever back reflection.

Figure 2: Fabricated arrays using 2D PenArray when driving the tip into the surface beyond the first initial tip-surface contact point. (A) Optical image skewed rectangular arrays. (B) SEM image of a single tip of a 2D PenArray.

Figure 3: Formation of negative features in the form of lines instead of dots.

Figure 4: Tip quality. (A) Missing tips resulted in missing arrays. (B) When tips are out of plane, positive and negative pattern exists side by side. (C) SEM image of out of plane tips.

Figure 5: 2D chip vapor-coating. (A) Optical image showing approach dots across the whole substrate. (B) Non specific deposition of thiol molecules due to chip over coating.

Figure 6: 2D Nano PenArray mounted on a scanner, which is rested on three z-axis motors.

Figure 7: Cantilevers viewed through a viewport.

Figure 8: Fine leveling approach using the "Alligator Eye" Procedure.

Figure 9: Optical images of the four corners of 5 square mm patterned substrate using the Alligator-Eyes leveling procedure.

Figure 10: High resolution optical images of fabricated arrays using the high precision leveling procedure.

Figure 11: High resolution optical and topographical AFM images of fabricated arrays.

Figure 12: A first generation cooling system which can be used for DPN fabrication.

Figure 13: Topographical and height profile of fabricated arrays at different temperatures. (A) at 25°C and (B) at 18°C.

Figure 14: A second generation cooling system.

Figure 15: Topographic AFM images and contour plots of 16-mercaptohexadecane thiol dots generated with various substrate temperatures.

Figure 16: Dot diameter and temperature plots for 16-mercaptohexadecane thiol with two different dwell times of 4 and 0.4 seconds (series 1 and 2, respectively).

Figure 17: Topographical AFM images and dot diameter contour plot vs temperature of 1-Octadecane thiol at a dwell time of 0.4 seconds.

Figure 18: Third generation of heating and cooling stage based on a Peltier module incorporated with a better material and design for a heat sink, which keeps the temperature constant for at least tens of hour without substantial thermal fluctuation.

Figure 19: Optical image of arrays fabricated using the third generation of heating and cooling stage.

Figure 20: Frictional AFM images of AUT nanodots generated at different temperatures and humidity.

Figure 21: Arrays fabricated using 1D tip array and heating stage at 60°C and 65% RH.

Figure 22: Edge-to-edge generation of homogeneous array patterns using AUT coated 2D Pen Array Arrays using the Third generation stage system in the heating mode.

Figure 23 - 1x1 mm section of ODT substrate stained with DAPI (blue), nucleostamin (green), actin (red) and STRO-1 (purple).

Figure 24 - ODT substrate stained with DAPI (blue), nucleostamin (green), actin (red) and STRO-1 (purple).

Figure 25: Additional embodiment of device for heating and/or cooling a substrate based on use of a flexible thermally conductive material like pyrolytic graphite.

Figure 26: Additional embodiment of device for heating and/or cooling a substrate wherein A and B show different configurations.

Figure 27: Additional embodiment of device for heating and/or cooling a substrate wherein A and B show different configurations.

Figure 28: Additional embodiments of device for heating and/or cooling a substrate (A includes bottom plate only; B including bottom plate with heat sink fins).

Figure 29: Additional embodiments of device for heating and/or cooling a substrate using bottom plate with pyrolytic graphite, (A).far-away view, (B) close-up view.

Figure 30: Additional embodiments of device for heating and/or cooling a substrate including pyrolytic graphite and heat sink fins.

Figure 31: Comparative testing data for additional embodiments of devices for heating and/or cooling a substrate.

Figure 32: Additional embodiments for drawing lines at different temperatures for TC-DPN.

DETAILED DESCRIPTION

INTRODUCTION

All references cited herein are hereby incorporated by reference in their entireties.

Priority US provisional application serial no. 61/147,451 filed January 26, 2009 is hereby incorporated by reference in its entirety. In addition, US provisional application serial no. 61/147,448 filed January 26, 2009 is hereby incorporated by reference in its entirety. US provisional application serial no. 61/147,449 filed January 26, 2009 is hereby incorporated by reference in its entirety. US provisional application serial no. 61/147,452 filed January 26, 2009 is hereby incorporated by reference in its entirety.

Embodiments described herein including, for example, embodiments for leveling and substrate temperature control can be used for both fabrication, imaging, and other applications.

One preferred embodiment is use of these methods and articles to improve control over processes in which a material is transferred from a tip, or an array of tips, to a substrate. One preferred embodiment is use with high density arrays of nanoscopic tips. Another preferred embodiment is use of the fabricated arrays for cellular studies and commercial use including stem cell studies and commercial use.

In one embodiment, the production of cm^2 areas of templated gold surfaces for stem cell differentiation using the Dip Pen Nanolithography® (DPN®) process poses several challenges including, for example, coating pen tips with ink, nonspecific deposition, and leveling the 2D pen array with respect to the substrate surface. If leveling of the 2D pen array is not done properly, pattern deformation, nonhomogeneous structures within the array and between arrays, skewing, and negative features can occur. In addition to these issues, the fabricated structures, in some cases, need to be smaller than 100 nm to initiate stem cell differentiation. Finally, a reliable commercial procedure for the fabrication of homogeneous large substrates, patterned from edge-to-edge, is needed. To overcome these issues, a better understanding is needed for the 2D patterning process and especially the 2D leveling in conjunction with vapor-coating of pen tips in order to produce consistent and homogeneous patterns.

In one application, these aspects can affect directly the differentiation of the stem cells, wherein homogenous patterning can lead to better differentiation.

For leveling the array with respect to the substrate, one can follow the previously established procedure using, for example, leveling software developed recently by Nanolnk. See US Provisional Patent Application No. 61/026,196 filed February 5, 2008 (083847-0383). There can be a need for human intervention and judgment during this process, and it can in some cases be difficult to judge when the tips are touching the surface and by which loads, which can lead to technical challenges including, for example, non-homogeneous patterning.

To test the procedure, a 2D pen array can be vapor-coated with octadecanethiol (ODT). The leveling is performed using an optical system to determine if the cantilevers are leveled or not by monitoring the reflection from the back of the cantilever. The procedure depends on how far or how much the tips are

pressed onto the surface, which causes the reflection of light from the back of the cantilever to change as shown in Figures 1 A and B. This image shows two different reflections on the back of the cantilever as an orange to reddish color.

In this example, the change is evident even though it is not known what the exerted load is; in some instances it is very difficult to know when these tips touch the surface because the change in the reflection from the back of the cantilever is not so obvious. It also, in some cases, can be difficult to repeat the same procedure using different systems and reach the same results. The change of the deflection can be sharp but may not be very sensitive; there is not a cut-off point or a sharp transition between two reflections when the Z-piezoelectric sensors are actuated by 100 nm or a few microns.

A problem in exerting higher force can be the skewing effect as shown in Figure 2 A, the bright dots are the approach dots of the first tip-surface contact (contact point "a"), the designed and executed pattern, which is a rectangular dot array ($18 \times 40 \mu\text{m}^2$), comprises dots $1 \mu\text{m}$ in diameter and separated by $4 \mu\text{m}$. In this optical image, the arrays are skewed for the first half and will start to adjust for the second half due to decrease of load or increase of the cantilever bending from the contact point "a-x microns" which means the tip is less driven into the surface after half of the pattern is executed. This behavior is observed due to driving the tip into the surface beyond the initial contact point. These tips can be designed to be bent from the lever plane with a constant freedom of travel (FOT). FOT is the difference in distance between the stylus of the tip and the chip pedestal, as shown in Figure 2B. For this typical 2D chip the FOT is $16.8 \mu\text{m}$ and this number varies between chips.

An additional issue arising from exerting a high load onto the surface or driving the tip into the surface beyond the initial contact point is the deformation and formation of negative features in the form of lines instead of dots. This effect depends on how much the tip is driven into the surface and whether the rectangular array can be skewed or not, as seen in Figure 3. Figure 3A shows the formation of negative lines within a skewed array instead of positive bright dots similar to the bright approach dots at the beginning of each array. Similarly Figure 3B shows the formation of negative lines within a rectangular array instead of positive bright dots similar to the bright approach dots at the beginning of each array. These arrays are not skewed because the tips were driven beyond the contact point into the surface but did not pass the threshold for the skewing effect.

Quality of the 2D PenArray plays an important role if a large area fabrication is desired; any missing or damaged tips on the chip, the planarity of tips, and the existing of out-of-plane tips will lead to a non homogeneous substrate fabrication. Figure 4 shows a substrate fabricated using a 2D pen array with missing and out-of-plane tips. In Figure 4A there are several missing arrays indicated by red arrows. These missing arrays are directly related to missing tips due to tip manufacturing or damage during shipping and assembly. During tip manufacturing some out-of-plane tips might have more or less bending, which can lead to different patterns being fabricated, as shown in the optical image in Figure 4B, where positive and negative patterns were generated side by side due to the different contacts between the tips and the surface. An out of plane tip is shown in Figure 4C indicated by a red arrow.

INSTRUMENTATION

Instrumentation which can be used to practice embodiments described herein include instruments from Nanolnk, Inc. including the NSCRIPTOR, DPN5000, and NLP 2000 and components related to these instruments including inks, substrates, software, and the like. Instruments can enable direct write lithography including nanolithography. An instrument for patterning is described in, for example, US patent publication 2009/0023607 to Rozhok et al, published January 22, 2009.

Massively parallel two dimensional arrays are described in, for example, US patent publication 2008/0105042 published May 8, 2008 to Mirkin, Fraga/a, et al.

Improved arrays comprising viewports are described in, for example, US patent application 12/073,909 filed March 11, 2008 to Haaheim et al.

Direct write nanolithography with use of tips and deposition materials, including thiols and other sulfur compounds, is described in, for example, US Patent Nos. 6,635,311 and 6,827,979 to Mirkin et al. Parallel probe arrays are described in, for example, US Patent No. 6,867,443 to Liu et al.

See also: (1) "Applications of dip-pen nanolithography" Salaita et al., *Nature Nanotechnology*, vol. 2, March 2007, 145-155, (2) "Dip Pen Nanolithography: A Desktop Nanofab Approach Using High Throughput Flexible Nanopatterning, Haaheim, *Scanning*, 2008, 30, 137-150, (3) "The Evolution of Dip-Pen Nanolithography" Ginger, *Angewandte Chemie*, 2004, 43, 30-45.

Etching patterned surfaces is described in, for example, US Patent No. 7,291,284 to Mirkin et al.

Scanning probe contact printing is described in, for example, US Patent No. 7,344,756.

Software to control nanolithographic instrumentation and processes is described in, for example, US Patent No. 7,060,977 to Cruchon-Dupeyrat and 7,279,046 to Nelson et al.

Alignment methods are described in, for example, US patent application 11/848,211 filed August 30, 2007 which is hereby incorporated by reference.

CANTILEVERS AND ARRAYS OF CANTILEVERS

Cantilevers are known in the art and can be, for example, AFM cantilevers. The cantilevers can comprise tips thereon including for example solid tips, hollow tips, nanoscopic tips, scanning probe microscope tips, and AFM tips. Known materials can be used including, for example, silicon nitride and silicon. Cantilevers and tips can be adapted for high density arrays. For example, the cantilevers can be bowed and the tips can be lengthened.

One embodiment is an article comprising: (i) a two-dimensional array of a plurality of cantilevers, wherein the array comprises a plurality of base rows, each base row comprising a plurality of cantilevers extending from the base row, wherein each of the cantilevers comprise tips at the cantilever end away from the base row, wherein the arrays are adapted to prevent substantial contact of non-tip components of the array when the tips are brought into contact with a substantially planar surface; and (ii) a support for the array.

One embodiment also provides an article comprising: (i) a two-dimensional array of a plurality of cantilevers, wherein the array comprises a plurality of base rows, each base row comprising a plurality of cantilevers, wherein each of the cantilevers comprise tips at the cantilever end away from the base, wherein the number of cantilevers is greater than 250, and wherein the tips have an apex height relative to the cantilever of at least, for example, four microns, and (ii) a support for the array.

Another embodiment provides an article comprising: a two-dimensional array of a plurality of cantilevers, wherein the array comprises a plurality of base rows, each base row comprising a plurality of cantilevers, wherein each of the cantilevers comprise tips at the cantilever end away from the base, wherein the number of cantilevers is greater than 250, and wherein the tips are coated with metal on the tip

side of the cantilever and the cantilevers are bent at an angle of, for example, at least 10° from their base.

Two-dimensional arrays of cantilevers are known in the art. For example, the two-dimensional array can be a series of rows and columns, providing length and width, preferably substantially perpendicular to each other. The arrays can comprise a first dimension and a second dimension. The two-dimensional array can be a series of one dimensional arrays disposed next to each other to build the second dimension. The two dimensions can be perpendicular. The cantilevers can comprise a free end and a bound end. The cantilevers can comprise tips at or near the free end, distal from the bound end. The cantilevers of one row can point in the same direction as the cantilevers on the next row, or the cantilevers of one row can point in the opposite direction as the cantilevers on the next row.

The two-dimensional arrays can be fabricated by combining two parts, each part having a surface which is patterned in two dimensions and adapted to be mated with each other in the two dimensions.

One important variable is the fraction or percentage of the cantilevers in the array which can actually function for the intended purposes. In some cases, some cantilevers can be imperfectly formed, or can be otherwise damaged after formation. A cantilever yield reflects this percentage of usable cantilevers. Preferably, the array is characterized by a cantilever yield of at least 75%, or at least 80%, or at least 90%, or at least 95%, or more preferably, at least about 98%, or more preferably at least 99%. In characterizing the cantilever yield, cantilevers at the ends of rows may be neglected which are damaged by processing of edges compared to internal cantilevers. For example, the central 75% can be measured. In many cases, the fabrication will be better done in the middle rather than the edge as edge effects are known in wafer fabrication. Defect density can increase in some cases as one moves from the center to the edge.

The array can be adapted to prevent substantial contact of non-tip components of the array when the tips are brought into contact with a substantially planar surface. For example, the cantilever arms should not contact the surface and can be accordingly adapted such as by, for example, bending. The tips can be adapted for this as well including, for example, long tips. Factors which can be useful to achieve this result include use of long tips, bending of the cantilever arms, tip

leveling, row leveling, and leveling of the cantilevers in all dimensions. One or more combination of factors can be used.

The cantilever tips can be longer than usual in the art. For example, the tips can have an apex height relative to the cantilever of at least four microns on average, and if desired, the tips can have an apex height relative to the cantilever of at least seven microns on average. In addition, tip apex height can be at least 10 microns, or at least 15 microns, or at least 20 microns. No particular upper limit exists and technology known in the art and improving can be used. This long length can help ensure that only tips are contacting the surface. Apex height can be taken as an average of many tip apex heights, and in general, apex height is engineered not to vary substantially from tip to tip. Methods known in the art can be used to measure tip apex height including methods shown in the working examples.

In measuring parameters for the array, average measurements can be used. Average measurements can be obtained by methods known in the art including for example review of representative images or micrographs. The entire array does not need to be measured as that can be impractical.

Tipless cantilevers can be used in some embodiments, although not a preferred embodiment. For example, one embodiment provides an article comprising: (i) a two-dimensional array of a plurality of cantilevers, wherein the array comprises a plurality of base rows, each base row comprising a plurality of cantilevers extending from the base row, wherein each of the cantilevers are tipless cantilevers, wherein the cantilevers are bent at an angle from their base.

In addition, the cantilevers can be bent including bent towards the surface to be patterned. Methods known in the art can be used to induce bending. The cantilevers can be bent at an angle away from the base and the support. The cantilevers can comprise multiple layers adapted for bending of cantilevers. For example, differential thermal expansion or cantilever bimorph can be used to bend the cantilevers. Cantilever bending can be induced by using at least two different materials. Alternatively, the same materials can be used but with different stresses to provide cantilever bending. Another method is depositing on the cantilever comprising one material a second layer of the same material but with an intrinsic stress gradient. Alternatively, the surface of the cantilever can be oxidized. The cantilevers can be bent at an angle for example of at least 5° from their base, or at least 10° from their base, or at an angle of at least 15° from their base. Methods

known in the art can be used to measure this including the methods demonstrated in the working examples. Average value for angle can be used. The cantilevers can be bent on average about 10 microns to about 50 microns, or about 15 microns to about 40 microns. This distance of bending can be measured by methods known in the art including the methods demonstrated in the working examples. Average distance can be used. The bending can result in greater tolerance to substrate roughness and morphology and tip misalignment within the array so that for example a misalignment of about ± 20 microns or less or about ± 10 microns or less can be compensated.

To facilitate bending, the cantilevers can comprise multiple layers such as two principle layers and optional adhesion layers and can be for example bimorph cantilevers. The cantilevers can be coated with metal or metal oxide on the tip side of the cantilever. The metal is not particularly limited as long as the metal or metal oxide is useful in helping to bend the cantilevers with heat. For example, the metal can be a noble metal such as gold.

In preferred embodiments, the array can be adapted so that the cantilevers are both bent toward the surface and also comprise tips which are longer than normal compared to tips used merely for imaging.

The tips can be fabricated and sharpened before use and can have an average radius of curvature of, for example, less than 100 nm. The average radius of curvature can be, for example, 10 nm to 100 nm, or 20 nm to 100 nm, or 30 nm to 90 nm. The shape of the tip can be varied including for example pyramidal, conical, wedge, and boxed. The tips can be hollow tips or contain an aperture including hollow tips and aperture tips formed through microfabrication with microfluidic channels passing to end of tip. Fluid materials can be stored at the end of the tips or flow through the tips.

The tip geometry can be varied and can be for example a solid tip or a hollow tip. WO 2005/115630 (PCT/US2005/014899) to Henderson et al. describes tip geometries for depositing materials onto surfaces which can be used herein.

The two dimensional array can be characterized by a tip spacing in each of the two dimensions (e.g., length dimension and width dimension). Tip spacing can be taken, for example, from the method of manufacturing the tip arrays or directly observed from the manufactured array. Tip spacing can be engineered to provide high density of tips and cantilevers. For example, tip density can be at least 1,000 per square inch, or at least 10,000 per square inch, or at least 40,000 per square

inch, or at least 70,000 per square inch. The array can be characterized by a tip spacing of less than 300 microns in a first dimension of the two dimensional array and less than 300 microns in a second dimension of the two dimensional array. To achieve even higher density, the tip spacing can be, for example, less than about 200 microns in one dimension and less than about 100 microns, or less than about 50 microns, in another dimension. Alternatively, the tip spacing can be for example less than 100 microns in one dimension and a less than 25 microns in a second direction. The array can be characterized by a tip spacing of 100 microns or less in at least one dimension of the two dimensional array. In one embodiment, tip spacing can be about 70 microns to about 110 microns in one dimension, and about 5 microns to about 35 microns in the second dimension. There is no particular lower limit on tip spacing as fabrication methods will allow more dense tip spacing over time. Examples of lower limits include 1 micron, or 5 microns, or 10 microns so for example tip spacings can be one micron to 300 microns, or one micron to 100 micron.

The number of cantilevers on the two dimensional array is not particularly limited but can be at least about three, at least about five, at least about 250, or at least about 1,000, or at least about 10,000, or at least about 50,000, or at least about 55,000, or at least about 100,000, or about 25,000 to about 75,000. The number can be increased to the amount allowed for a particular instrument and space constraints for patterning. A suitable balance can be achieved for a particular application weighing for example factors such as ease of fabrication, quality, and the particular density needs.

The tips can be engineered to have consistent spacing for touch the surface consistently. For example, each of the tips can be characterized by a distance D spanning the tip end to the support, and the tip array is characterized by an average distance D' of the tip end to the support, and for at least 90 % of the tips, D is within 50 microns of D' . In another embodiment, for at least 90 % of the tips, D is within 10 microns of D' . The distance between the tip ends and the support can be for example about 10 microns to about 50 microns. This distance can comprise for example the additive combination of base row height, the distance of bending, and the tip height.

Base row length is not particularly limited. For example, the base rows can have an average length of at least about 1 mm. Average length for base row can be,

for example, about 0.1 mm to about 30 mm, or about 0.1 mm to about 15 mm, or about 0.1 mm to about 5 mm, or about 0.5 mm to about 3 mm.

The base rows can have a height with respect to the support of at least about 5 microns. This height is not particularly limited but can be adapted for use with the appropriate cantilever bending.

Cantilever force constant is not particularly limited. For example, the cantilevers can have an average force constant of about 0.001 N/m to about 10 N/m, or alternatively, an average force constant of about 0.05 N/m to about 1 N/m, or alternatively an average force constant of about 0.1 N/m to about 1 N/m, or about 0.1 N/m to about 0.6 N/m.

A variety of methods can be used for bonding the cantilevers to the base, and the methods are not particularly limited. Bonding methods are described for example in Madou, *Fundamentals of Microfabrication*, 2nd Ed., pages 484-494 which describes for example field-assisted thermal bonding, also known as anodic bonding, electrostatic bonding, or the Mallory process. Methods which provide low processing temperature can be used. For example, the cantilevers can be bound to the base by a non-adhesive bonding. Bonding examples include electrostatic bonding, field-assisted thermal bonding, silicon fusion bonding, thermal bonding with intermediate layers, eutectic bonding, gold diffusion bonding, gold thermocompression bonding, adhesive bonding, and glass frit bonding.

The cantilevers can be engineered so they are not adapted for feedback including force feedback. Alternatively, at least one cantilever can be adapted for feedback including force feedback. Or substantially all of the cantilevers can be adapted for feedback including force feedback. For example, over 90%, or over 95%, or over 99% of the cantilevers can be adapted for feedback including force feedback.

The cantilevers can be bound to the base by electrostatic binding.

The cantilevers can be made from materials used in AFM probes including for example silicon, polycrystalline silicon, silicon nitride, or silicon rich nitride. The cantilevers can have a length, width, and height or thickness. The length can be for example about 10 microns to about 80 microns, or about 25 microns to about 65 microns. The width can be for example 5 microns to about 25 microns, or about 10 microns to about 20 microns. Thickness can be for example 100 nm to about 700 nm, or about 250 nm to about 550 nm. Tipless cantilevers can be used in the arrays, the methods of making arrays, and the methods of using arrays.

The cantilevers can be supported on the base rows, and the base rows in turn can be supported on a larger support for the array. The base rows can extend from the larger support for the array. The array support can be characterized by a surface area which is about two square cm or less, or alternatively about 0.5 square cm to about 1.5 square cm. The size can be adjusted as needed for coupling with an instrument.

Arrays can be adapted for passive pen or active pen use. Control of each tip can be carried out by piezoelectric, capacitive, or thermoelectric actuation, for example.

In one embodiment, distance between adjacent tips can be, for example, 5 to 100 nm in an x-direction, and 50 microns to 150 microns in a y-direction. For example, in the examples below, bright dots can be seen in the x-direction spaced 20 nm apart, which is the same distance between two adjacent tips. These dots are spaced 90 μ m in the y-direction, which is the total length of the cantilever.

INKS

The tips can be coated with a patterning compound or ink material. The coating is not particularly limited; the patterning compound or ink material can be disposed at the tip end. Patterning compounds and materials are known in the art of nanolithographic printing and include organic compounds and inorganic materials, chemicals, biological materials, non-reactive materials and reactive materials, molecular compounds and particles, nanoparticles, materials that form self assembled monolayers, soluble compounds, polymers, ceramics, metals, magnetic materials, metal oxides, main group elements, mixtures of compounds and materials, conducting polymers, biomolecules including nucleic acid materials, RNA, DNA, PNA, proteins and peptides, antibodies, enzymes, lipids, carbohydrates, and even organisms such as viruses. The references described in this application, including US Patent No. 6,827,979, describe many patterning compounds which can be used. Sulfur-containing compounds including thiols and sulfides can be used.

Materials to be deposited, or inks, are known in the art and can be, for example, functionalized organic compounds including for example functionalized thiols. For example, the ink can be represented as X-R-Y, wherein Y is a functional group adapted for interaction with a substrate surface, R is a spacer group such as

an alkylene group, and X is a group such as amino, carboxylic acid, hydroxyl, amino, or alkyl.

VAPOR DEPOSITION

Vapor deposition can be used. For example, one embodiment provides an article comprising: at least one array of cantilevers comprising tips, wherein the cantilevers comprising tips are adapted for deposition of a material from the tip onto a substrate, wherein the array has a tip density of at least 1,000 per square inch, and wherein the array is homogeneously coated with the material in an amount which is limited to substantially prevent non-specific deposition of the material onto the substrate.

Another embodiment provides a method comprising: vapor coating at least one material onto an array of cantilevers comprising tips, wherein the cantilevers comprising tips are adapted for deposition of the material from the tip onto a substrate, wherein the array has a tip density of at least 1,000 per square inch, and wherein the amount of material vapor coated is limited to substantially prevent non-specific deposition of the material onto the substrate.

Vapor deposition is known in the art. See, for example, US Patent No. 6,827,979 to Mirkin et al. An array of cantilevers, wherein the cantilevers comprise tips, can be adapted for vapor deposition of materials onto the tips.

Depositing inks onto tips is also described in, for example, US Patent No. 7,034,854 and also US patent application 12/222,464 filed August 8, 2008 to Mirkin et al.

The deposition of material on the tips can be a homogeneous deposition which provides for improved deposition of material from the tips to a substrate. For example, the amount of non-specific deposition can be minimized or substantially eliminated. High density tip arrays can be used, including two dimensional high density arrays.

The tips can be nanoscopic tips, scanning probe microscope tips, atomic force microscope tips, hollow tips, or solid tips.

Vapor deposition can be executed at pressures below one atmosphere. The pressure can be, for example, 300 mtorr or less, although the pressure can be any pressure below 760 torr, as long as the desired pressure can lower the melting point of the compound used to coat the tips evenly.

LEVELING

A leveling embodiment provides a method comprising: providing at least one array of cantilevers comprising tips thereon, wherein the cantilevers comprise at least one relatively bright spot near the tip upon viewing, providing a substrate, leveling the array and the substrate with respect to each other, wherein the relatively bright spot near the tip is viewed to determine a contact of the tip and substrate.

Another leveling embodiment provides a method comprising: providing at least one array of cantilevers comprising tips thereon, wherein the cantilevers comprise at least two relatively bright spots near the tip upon viewing through a viewport in the array, providing a substrate, moving the array and/or the substrate closer with respect to each other, wherein the relatively bright spots near the tip are viewed to determine a contact of the tip and substrate.

Another leveling embodiment provides a method comprising: providing at least one array of cantilevers comprising tips thereon, wherein the cantilevers comprise at least one marker near the tip upon viewing through a viewport in the array, providing a substrate, moving the array and/or the substrate closer with respect to each other, wherein the brightness of the marker near the tip is viewed to determine a contact of the tip and substrate.

U.S. Provisional Application 61/026,196 filed February 5, 2008 to Haaheim et al. describes leveling methods and software and instrumentation in various embodiments and is incorporated herein by reference in its entirety.

A cantilever can be provided, comprising at least one tip at one end, which comprises at least one relatively bright spot, or a marker, near the tip upon viewing. The cantilever can be part of an array of cantilevers. The cantilevers and tips can be, for example, AFM cantilevers or AFM tips.

The cantilever and the substrate can be moved closer to each other.

When the tip contacts the substrate surface, the relatively bright spot can be viewed to determine contact of the tip and the substrate. The relatively bright spot can become more dim, or dimmer, and at some point completely disappear as the tip is driven into the substrate.

The marker, or relatively bright spot, can be two relatively bright spots, including at least two red relatively bright spots.

The change in brightness can represent about one micron to about ten microns of movement to the substrate, or about three microns to about five microns.

The array can be part of a two dimensional array, and the array can comprise at least one viewport, or at least six viewports, for viewing the marker and bright spot.

The leveling steps can be part of a larger process comprising at least one macroscopic leveling step and at least one microscopic leveling step.

TEMPERATURE CONTROL SUBSTRATES

Substrate temperature can be controlled. For example, one embodiment provides a method comprising: providing at least one cantilever comprising at least one tip thereon, and a material deposited on the tip, contacting the cantilever with a substrate so that the material is deposited from the tip onto the substrate to form a material deposit, wherein the temperature of the substrate is adapted to control a size of the material deposit.

Another embodiment provides a device comprising: at least one heat sink, at least one heating or cooling stage, at least one vacuum system, wherein the device is adapted to function with a substrate to be subjected to a material deposition and to keep the substrate temperature substantially constant during deposition.

Another embodiment provides a method comprising: controlling the rate of deposition of a material from a tip to substrate by controlling the temperature of the substrate with use of a device attached directly to the substrate.

The temperature of the substrate can be adapted to control a size of the material deposit. For example, the temperature of the substrate can be adapted to be below or above 25°C. With lowering of temperature, the size of the material deposit can be reduced or made less. In particular, size can be made less with respect to the size if deposition carried out at 25°C. For example, a diameter or width can be reduced. Substrate temperature can be lowered below, for example, 20°C, or below 15°C, or below 10°C. A temperature range can be, for example, 5°C to 25°C.

In addition, constant temperature levels can be achieved. For example, the temperature of the substrate can be adapted to provide a substantially constant temperature for at least 30 minutes, or at least one hour, or at least five hours, or at least ten hours, or at least twenty hours, or at least 48 hours.

A device can be used to control the temperature of the substrate. For example, a device can comprise at least one heat sink, at least one heating stage or at least one cooling stage, at least one vacuum system. The vacuum system can be used to hold the substrate. The device can directly contact the substrate. The heat sink can comprise a high thermally conductive metal such as, for example, aluminum, copper, or other metals. The heat sink can comprise stacked or spaced metallic blocks, and can comprise fins. A thermoelectric cooler or heater can be used. Peltier devices are known in the art. See, for example, US Patent Nos. 5,171,992 (Claber) and 7,238,294 (Koops).

The device can be adapted for use with a nanolithography instrument including, for example, use with an environmental chamber for the substrate.

The voltage and current which causes the temperature control can be used as a pulse current or a substantially constant current.

The temperature of the substrate can be adapted so that deposited material can have a lateral dimension of about 500 nm or less, or about 100 nm or less. A range can be, for example, about 15 nm to about five microns, or about 50 nm to about one micron. The deposited material can be a dot or a line, and the lateral dimension can be a dot diameter or a line width.

The sample stage comprising temperature control can be, for example, a machined piece of copper with a smaller metal cap on top, between which lies a TEC (Thermo Electric Cooler). The top piece can have, for example, an RTD embedded in it and a whole on the top in the center which allows using a vacuum to hold the sample in place. These metal parts can be made of any material with similar thermal characteristics.

Fins can be used to increase the heat diffusion rate of the lower section of the sample stage when in cooling mode by presenting a large surface area to the surrounding air. The top plate has the smallest amount of surface available; this inhibits the heat from radiating when in the hot mode, and the cool from absorbing the ambient temperature when in cool mode. This design would benefit from; covering the edges and the area just outside of the sample with insulation. Aerogel can be used.

The control box can be made up of an off the shelf Watlow PID controller, an RTD temperature sensor, a 12V DC power supply, and an amplifier circuit. One can design the amplifier using two NPN transistors. The output of a Watlow controller can

drive this two transistor amplifier. The amplifier can drive the TEC (Thermo Electric Cooler) with nearly constant current providing a low noise stage.

The stage can be used for both heating and cooling. The TEC can be placed with the hot side up for heating and with the cool side up for cooling.

ADDITIONAL EMBODIMENTS FOR TEMPERATURE CONTROL SUBSTRATES

Additional embodiment of a device used to control the temperature of the substrate, as described above, are described herein. In this embodiment, at least one relatively light weight, heat conductive, flexible strip, sheet, or paper of material can be used to help remove weight from the movable support. Some instruments may not tolerate as much weight in the movable support as other instruments. For example, flexible materials with anisotropic heat transport properties can be used. The thermal sink (interchangeably called a heat or cool sink) can be separated from the movable sample holder or substrate and can be thermally connected by this flexible strip. For example one or more flexible pyrolitic graphite (PG) strips can act as heat transfer elements, or heat pipes, and are capable of transferring heat between the sample holder and one or more thermal (heat/cool) sinks. See, for example, Figure 25. Pyrolitic graphite strip ends may be in thermal contact with, and secured to, a sample holder and/or heat sink. Use of a light weight strip, e.g., pyrolitic graphite strips, allows for offloading the weight of the heat sinks that would otherwise be added to the support and/or stage on which the substrate is placed. In other words, the embodiments illustrated in the figures provide a light weight design. Thermal contact between the PG strips and heat sinks, and/or PG strips and substrate is achieved by bonding, clamping, or by any other appropriate means known in the art that provides minimal thermal resistance. The pyrolitic graphite strips may extend the entire length of the sinks so as to maximize heat transfer surface area of the PG strips in contact with the sinks. As shown in Fig. 25, the heat sinks may comprise at least one clamp located at different areas of the sink. For example, the clamp may be located at a top portion of a sink or at a rear portion (not visible) of a sink. In embodiments that comprise PG strips only in thermal contact with a substrate (i.e., not in contact with heat sinks), the radiative properties of the strips themselves allow for appropriate heat transfer. For example, the PG strips are capable of transferring heat between the sample holder or substrate and the surrounding environment without the use of heat sinks.

As illustrated in Fig. 26A and 26B, the device used for controlling the temperature of the substrate may comprise various configurations and or materials. For example, a device used for controlling the temperature of the substrate may comprise a top thermal plate, such as a cooling plate or heating plate, a thermoelectric heater or cooler (TEC), and a bottom thermal plate, such as a copper contact plate and a copper stack. While the term "cooling plate" is used in the figures and may indicate that the plate is used for cooling, it is not so limited. The cooling plate may also act as a heating plate. The top thermal plate, for example, a cooling plate, may comprise aluminum but any other appropriate material having similar conductive properties may be used. The copper stack comprises stacked copper plates. Adjacent copper plates may be separated by an empty gap or may be separated by a thermal compound formed between the plates. One or more PG strips may be formed between adjacent copper plates. The cooling plate may be thermally insulated on non contact areas such as its outer edges. Top and bottom surfaces of the TEC may be in thermal contact with the top and bottom thermal plates and formed so as to optimize heat transfer. Thermally conductive paste, pyrolitic carbon, or other flexible materials with anisotropic heat transport properties may be formed between a top surface of the TEC and top thermal plate, and a bottom surface of the TEC and bottom thermal plate.

As illustrated in Fig. 27, the device used for controlling the temperature of the substrate may be elevated from a surface, for example a stage. The device may be placed on a stand, such as a support or post. To reduce thermal resistance, frayed material such as pyrolitic carbon or other flexible materials with anisotropic heat transport properties may be placed in thermal contact with a bottom portion of the device. For example, frayed pyrolitic carbon may be clamped between a bottom copper plate and an adjacent copper plate of the bottom thermal plate, or may be bonded to a bottom portion of the bottom copper plate.

CELL ENGINEERING

Biological cells and cell biology are generally known in the art. See, for example, *Cell Biology*, 2nd Ed., Pollard & Earnshaw, 2008. Cells can be prokaryotic or eukaryotic. Cells can be somatic. Cells can be totipotent, pluripotent, multipotent, unipotent, capable of self-renewal, and/or capable of differentiation. Cells can be

progenitor cells, terminally differentiated cells, and the like. A wide variety of cells can be examined and commercially used by methods and devices described herein.

In addition, stem cells and stem cell biology are generally known in the art. See, for example, *Essentials of Stem Cell Biology*, ed. R. Lanza, 2006; Ferreira et al., *Cell Stem Cell* 3, August 7, 2008, 136-146. Examples of stem cells include, without limitation, adult stem cells and embryonic stem cells; human stem cells; mammalian stem cells; murine stem cells; hematopoietic stem cells, neural stem cells, muscle stem cells; mesenchymal stem cells; skin stem cells; and embryonic stem cells. Stem cells can be taken from different organs including, for example, the liver and the pancreas. In one embodiment, human embryonic stem cells are excluded from the types of stem cells which can be used.

Cell lineages include, without limitation, osteogenic lineages, chondrogenic lineages, neurogenic lineages, adipogenic lineages, and myogenic lineages.

In vitro conditions for controlling stem cell proliferation and differentiation are known in the art.

Tissue engineering is generally known in the art. See, for example, *Principles of Tissue Engineering*, 2nd Ed., ed. Lanza et al. 2000; see, Burdick, *Tissue Engineering*, Vol 14, 00, 2008, 1-15. Cells can be grown in two dimensional and three dimensional environments.

Patterning and stem cell differentiation are described in, for example, UK provisional application 08127899.6 filed July 12, 2008 and US provisional application 61/099,182 filed September 22, 2008 to Curran et al. (see also, PCT/IB2009/006521 filed July 10, 2009 and US provisional application 61/295,133 filed January 14, 2010) Examples of different cells and stem cells are described therein.

Edge-to-edge patterning is desired so that the substrate is homogeneous in its contact with other objects such as, for example, cells including, for example, stem cells. Cell adhesion, proliferation, and differentiation are known in the art. See, for example, Kong et al., *PNAS*, March 22, 2005, vol. 102, no. 12, 4300-4305; Lee et al., *Nano Letters*, 2004, 4, 8, 1501-1506.

Stem cells in a micro-environment are described in, for example, Saha et al., *Current Opinion in Chemical Biology*, 2007, 11, 381-387.

Cell adhesion and growth is described in, for example, Arnold et al., *ChemPhysChem* 2004, 5, 383-388.

Cell morphology and nanopatterns-induced changes are described in, for example, Vim et al., Biomaterials, 2005, 26, 5405-5413.

WORKING EXAMPLES

DPN parameters have been developed and controlled to pattern a variety of inks on gold using single and 1D tips, and a known inking process for these tips is dipcoating. Homogeneous tip coating is a key parameter in DPN for fabrication of homogeneous structures. However, this can be difficult to achieve commercially by dipcoating due to the formation of thiol crystals on the tips in an arbitrary fashion. For high throughput and large area fabrication homogeneous ink coating of the pen tips can be achieved by using 2D pen arrays. The 2D chip cannot be coated by solution dip-coating due to the bridging of thiol crystals across the tips and the silicon support, and the damage that might occur to the tips due to the solvent upon dipping and drying.

EXAMPLE 1: Vapor Coating

To coat these tips homogeneously, new procedures based on vapor-coating were developed for several thiol inks and these procedures depend on their melting points if solids and boiling points if liquids. The 2D pen arrays were vapor-coated using a vacuum oven. When vapor-coating the tips under vacuum this will lower the melting points of the thiol inks to a desired working temperature. This was done to facilitate the evaporation of these molecules into the gas phase and to condense these thiol molecules back onto the pen tips. The pen arrays were placed directly above the solid ink materials in a closed container. The coating was done between 50 and 90°C depending on the melting point of the thiol compound at 760 torr. The pressure used for coating was under 300 mtorr. The coating process comprised at least two or three timed cycles using a programmable oven. The first cycle involved loading the chips and the thiol compound into a tin, the tin being wrapped in aluminum foil. The oven chamber was pumped down to reach a pressure of -300 mtorr or less, which can be reached in an hour. Then the temperature was increased gradually to the desired setpoint. The temperature was maintained constant at this setpoint for 3 hours followed by gradual cooling to 25°C for 6 hours. The system was then left at room temperature over night. This entire process was repeated three times to ensure homogeneous coating of the pen tips.

Besides cycling under vacuum, a minimum amount of the desired thiol compound was weighed. This desired amount was determined by running several experiments and varying the amount used each time when coating a chip to find the average amount needed to evenly coat the 2D pen array. This was done to avoid any excess coating which leads to non-specific deposition. An example is shown in Figure 5A of a 2D pen array coated using the above procedure. Bright dots can be seen in the x-direction spaced 20 nm apart, which is the same distance between two adjacent tips. These dots are spaced 90 μm in the y-direction, which is the total length of the cantilever. The dots appear homogeneous across the whole 1-cm² substrate as seen in this optical image, where only a section of the substrate is captured (an 1100 x 670 μm^2 area).

Nonhomogeneous dots result in a nonhomogeneous coating, as shown in Figure 5B. In addition to different spot sizes a non-specific deposition is observed across the sample due to a nonhomogeneous coating and an excess of thiol molecules on the tips and the back of the chip, as seen in the optical image Figure 5B.

EXAMPLE 2: Leveling

To achieve homogeneous and high-quality patterning, issues stated above should be resolved. The new improved procedure addresses how to level the 2D nano PrintArray with respect to the substrate surface and how to guarantee that all tips are uniformly, but only slightly in contact with the surface with approximately the same load. The leveling was performed via the Nanolnk NSCRIPTOR™ in conjunction with a 2D-leveling user interface, also developed by Nanolnk. The leveling was performed in two steps, one at macro-scale and one at micro-scale using a more precise optical deflection. First, macroscale leveling was accomplished by eyeballing the parallelness of the 2D chip to the substrate using the z-axis motors of the scanner Figure 6. At this point the 2D chip is still a few hundred microns above the surface. Second, pen cantilevers are bent towards the surface and were brought into focus using the optics of the instrument, at this point leveling is performed using the precise optical deflection in conjunction with a leveling protocol. Changes in the cantilevers were monitored through the viewports (A1-3 and B1-3 as shown in the insert of Figure 6) and these changes were controlled by the z-motors and z-piezo.

The following steps were used to level the 2D chip to the surface to be patterned:

1) The optics is focused onto the viewport where the underlying cantilever can be viewed through the silicon support structure, the optical system on the instrument is used to determine whether the cantilevers are leveled or not.

2) The arm of cantilevers as seen through the viewports in Figure 7 looks greenish, and the tip which is the inverted pyramid has two red dots on the base.

3) As the tips approach the surface using the z-motors and using the optics to monitor any of the 6 viewports to about a few tens of microns above the surface, there is no shift or change in the color of the arm of the cantilever.

4) Before and after contact the change in cantilever appearance is shown in Figure 8. The appearance of the tips changes as they move through different states above the surface, when they make initial contact with the substrate surface, and when the z-piezo is driven a few microns beyond the first contact with the surface, as shown in Figures 8 A, B, and C respectively. The observed change is in the two red dots at the end of the cantilever. When the cantilever is above the surface, two bright dots are seen, Figure 8A, but when the tips are brought into contact with the surface, the two bright dots start to dim, Figure 8B. At this point the tips are just beginning to touch the surface. Finally, when the tips are driven into the surface farther, the two red dots disappear completely. The position from the initial touch to the total dimming of the red dots is between 3 and 5 micron, the precisely amount varying between chips. This new leveling procedure can be called "Alligator-Eyes Leveling Approach." While not limited by theory, the two red dots appear to appear from the cantilever and tip design and natural light (not, for example, laser light).

5) After observing and noting the relative "eyes-dimming" characteristics of the cantilevers at each viewport when in contact with the surface, the z-all position of the entire array is noted. For each viewport the z-probe value (read from the z-piezo position) is noted when the tips are in contact with the surface and the red dots dim; these two values are added together and input into the leveling software. This process is repeated for three viewports.

6) After inputting these parameters into the leveling software, "Execute Leveling" is pressed and the individual z-axis motors correct their positions based upon the input zprobe values. This procedure is repeated until the difference in z-position between the three viewports is less than a micron.

7) Using any viewport of choice, the array is brought into contact with the surface using z-all position and the final approach is carried out at increments of less than 1 micron until the cantilevers touch the surface. The piezo is fully extended, until all viewports show the same change in eyes- dimming, and the z-all is withdrawn a micron or so. At this point the system is leveled and all the tips are touching the surface uniformly, and the designed lithographic arrays can be executed.

8) Using this approach an initial z-position of anywhere from 100 nm to a few microns after initial contact and up to total eyes dimming can yield an excellent lithography with uniform contact and homogeneous fabrication. However, when the eyes are totally red before contact, the 2D pen array may not pattern any dots at all. When the red dots disappear upon complete dimming of the eyes and the tips are pushed further into the substrate, deflection starts to occur on the back of the cantilevers as shown in Figure 1, and this will lead to distorted patterning.

9) After leveling the designed patterns is executed, and the tips as seen from any viewport start to blink as they go in and out from the surface (red eyes no contact – dim eyes in contact).

10) Besides leveling, good care and practice must be followed in loading the sample onto the sample holder. The back of the sample must be free of any debris or small contamination which will make it hard to level the system; this is achieved by wiping the sample holder and the back of the substrate with organic solvent such as acetone followed by air or nitrogen dry.

11) The substrate needs to be centered with respect to viewports 2 and 3.

12) Different DPN environmental conditions must be used for each different type of thiol ink.

13) Once the 2D PenArray is leveled on the system, different samples can be fabricated simultaneously with minor leveling between each sample.

This leveling technique provides a fast and accurate method to level a 2D chip with respect to the substrate, thereby providing uniform contacts between the cantilevers and the surface which will lead to reproducible, accurate, and homogeneous patterning across large substrates.

Figure 9 presents an example of patterning a 5 mm² sample from edge-to-edge, homogeneous dots are fabricated across the entire area shown in this optical

microscope image which represent a 5 mm² etched gold substrate after fabrication to lead to a uniform and homogeneous 4 x 6 dot arrays across the areas, below is a section of the four corners of the fabricated substrate showing the homogeneity of the structures.

Figure 10 provide a higher resolution optical image of arrays consistent of 4 column and 12 rows of dots, each three rows starting from top to bottom in the red boxed area consists of dots fabricated at different dwell times (10, 5, 1, 0.1 sec respectively). As shown these dots are homogeneous across the same rows and columns and between arrays. At the beginning of each array there is a single dot related to the first contact point. As seen in these optical images, there is no deformation, skewing, non-specific deposition, negative features, and all the arrays are well defined, straight, and sharp.

Similarly to 1D probe array patterning, the pitch and size of dots can be controlled using the 2D PenArray. Figure 11 provide an example of patterning results after the Alligator-Eyes leveling. The optical image in Figure 11A (50x) shows rectangle arrays consisting of nanodots separated by 1 μ m, at this scale we could not resolve the features because the features are below the microscope resolution. Figure 11B and 11C represent a topographical AFM images and line profile of the fabricated dot arrays with an average dot diameter of 90 nm. This high-precision leveling technique provide a fast, accurate, and reproducible protocol to level 2D PenArrays with respect to a substrate and resulted in high quality, homogeneous patterning across large substrates.

EXAMPLE 4: Controlling the Diffusion Rate of Thiol Molecules on Gold Substrate Using DPN Printing by Temperature Control

Several problems need to be addressed for successful fabrication of thiolated molecule nanostructures on gold substrate using DPN and 2D PenArray for stem cell differentiation. Important parameters such as homogeneous spot diameter across a substrate, reproduction of spot diameter to less than 100 nm, reproducible protocol, control of thiolated molecule diffusion (slow down or speed up the diffusion), and minimize non-specific deposition are significantly important key issues that need to be addressed for obtaining homogenous stem cell differentiation. These problems

can be addressed by using a heating and cooling stage that enables the heating up or cooling down the thiolated coated tips and the substrate system.

First Generation:

In the past, one issue at times was the fast diffusion of many low melting point thiol molecules from the coated 2D PenArray, such as and not limited to ODT (1-octadecane thiol), HDT (1-hexadecane thiol), and MUD (11-mercapto-1-undecanol). These molecules were diffusing fast at room temperature, which often lead to the fabrication of nanostructures larger than 100 nm using the minimum possible contact point between the coated tip and the gold substrate (dwell time of 0.01 sec). To circumvent this problem, we designed a cooling stage that cools the substrate. The cooling system is composed of a power supply, a solid block of aluminum as a stage with a Petlier module also called Thermoelectric cooler or heater, circuit board, and a digital heater controller. By applying a voltage in a pulsed fashion, the aluminum stage and substrate can be cooled down to less than 10°C. Figure 12, shows the components of this design.

Although the first generation cooling system was able to decrease the dot diameter features of the generated patterns, it had some problems. Because stage cooling was not done in a continuous or in a variably controlled fashion, but rather in pulse mode, this introduces noise during pattern fabrication. Moreover, the temperature was not maintained below 16 °c for no longer than a few minutes which caused drifting during fabrication and imaging. Interestingly, at temperatures lower than ambient, at about 18°C, the diffusion rate of the thiol molecules from the tips to substrate surface was slower and the dots generated exhibit smaller diameter, as shown in figure 2. The topographical AFM (TAFM) images with a 5 second dwell times at 25°C and 18°C, shows spot diameter of 460 and 256 nm, respectively. These arrays were fabricated on gold thin films using ODT coated tips, and the fabricated substrate was etched using gold etchant before AFM imaging. Furthermore, as seen in figure 13A and 13B, the two arrays are distorted to the right in 13A and to the left in 13B, which is due to the cooling system's inability to maintain the desired temperature.

Second Generation:

Owing to the inherent problems associated with the first generation cooling stage, a second generation was developed. Using a continuous current flow, it was a vast improvement over the first design because it was able to hold a constant temperature for a longer time, around 40 minutes. The newly designed stage was aluminum blocks stacked and spaced by 5 mm between each block, as shown in Figure 14. Spacing in the blocks allows for air to enter and effect heat transfer.

Similar to the results of first generation cooling stage, the new design was able to cool down the system and decrease the generated dot diameters. Topographic AFM images and contour plots show that a decrease in dot diameter features are observed with decreasing temperature, Figure 15. Using a 4 sec dwell time, a dot diameter was reduced from 610 nm at fabricated at 28°C to 82 nm at 10°C which can be routinely fabricated. Achieving this size was difficult using the first generation cooling system. Moreover, using a faster dwell time (0.4 sec), the diameter features can be further decreased to 35 nm routinely. Interestingly, an almost linear relationship can be seen observed for both dwell times and temperature, Figure 16. (R2 for MHA at two different OT of 4 and 0.4 sec are 0.948 and 0.971, respectively).

In order to confirm if the effect of temperature on the generated dot diameter features is applicable to other thiolated molecules, 1-octadecanethiol was used as an ink and writing temperatures were varied similar to that of 16-mercaptohexadecanethiol. A decrease in dot diameter features from 158 nm to 40 nm was observed for writing temperatures of 20.9 °c and 16°C. A plot of dot diameter features vs. temperature yielded an R2 value of 0.9998.

Third Generation:

When patterning large areas ranging from 1 mm² and up, the use of smallest dwell time is necessary for two reason, first to speed up the edge-to-edge writing time for highest throughput and also to avoid non-specific deposition for the length of fabrication time, which is desirably to be below 2 hours, the maximum writing time was achieved using the second generation without thermal drift was 40 minutes, which is not enough to fabricate high density arrays of 280 nm or less pitch between dots, for this reason a third generation was engineered as a cooling and heating stage which keep the temperature constant for tens of hours without any drifting due to the new stage design and material. Figure 18 shows the heating and cooling system. Copper was used for heat dissipation, and the heat sink has many fins and high surface area. The vacuum system holds the substrate.

An example is shown in figure 19 of arrays of dots with different dwell time were fabricated using OOT coated 2D Pen arrays and the new cooling system.

Because higher melting point thiol molecules do not diffuse from the tips to the substrate surface as easily as the lower melting point thiol molecules, a different set up is needed to increase the diffusion rate using the smallest dwell time possible. As an example a thiol molecule with an amine functional group (1-Aminoundecane thiol (AUT)) was used to test if by increasing temperature the diffusion rate will increase. Figure 20 shows frictional AFM images of AUT nanostructures fabricated using a single tip using various dwell times at different temperatures. As seen in these images, increasing temperatures results to an increase of generated spot diameter. In addition, spot diameter increased with increasing humidity as shown in figure 20C and D.

To test the array homogeneity of the generated spots within the same array and from tip to tip, we used a 10 pen array consisting of 52 tips coated with AUT using vapor-coating under vacuum. As shown in figure 21, the optical dark field microscopy and AFM frictional images exhibit no changes in spot diameter within the same array and between arrays using the same dwell time. These arrays were fabricated at 60°C and 65% relative humidity. Moreover, decreasing dwell times results to a decrease from 460 nm to 74 nm for 10 to 0.1 second, respectively. The cursor profile shows the decrease in dot diameter.

For higher throughput 2D PenArray was vapor-coated under vacuum with AUT. Edge-to-edge homogeneous arrays were generated on 5 mm² substrate at 60°C, as shown in figure 22. To better control the deposition and eliminate the first contact point during leveling or before pattern executions, the stage was operated at a low temperature to slow down the diffusion of the desired thiol dramatically, which will enable us to level and approach without any deposition or minimal deposition before patterning, and initial approach dots may be eliminated. In some cases where the stage expands or shrinks owing to the thermal changes that can lead to a difference in the original z-height (the contact between tips and surface) due to the expansion of the metal. This change can be compensated by increasing or decreasing the voltage exerted on the z-piezo for the designed patterns.

Example 5: The effect of homogenous surface on mesenchymal stem cell response Dip pen nanolithography was used to produce homogenous nanopattern of 5 mm² using thiolated ink with methyl group (ODT) deposited at the nanometer scale on a gold surface with 2D NanoPrint array. Nanopattern comprised a series of parallel dots spaced by a fixed distance (pitch, $d\alpha$) of 280 nm and fixed diameter ($d\beta$ about 65-70 nm). Cell obtained from Lonza were passed through 4 passages and were cultured in contact with the ODT substrate at a concentration of 50,000 cell per well with 1 mL of basal media (Lonza, mesenchymal cell growth media) in a 24 well plate.

Samples were stained for mesenchymal stem cell marker, STRO-1 and nucleostemin, nucleus (DAPI), and actin fiber. The samples were placed onto ODT substrates and mounted with a fluorescence stabilizing mounting medium, Vectashield. The samples were analyzed by Zeiss model Axio imager microscope. See Figures 23 and 24.

TissueGnostic™ analysis showed that each cell expressed both mesenchymal stem cell markers, STRO-1 and nucleostamin. These results indicate, based on cell morphology and expression of mesenchymal stem cell markers, the response was homogenous across the ODT substrates.

ADDITIONAL WORKING EXAMPLES FOR ADDITIONAL EMBODIMENTS FOR
SUBSTRATE FOR HEATING/COOLING DEVICE

A series of different embodiments were subjected to comparative testing. See Figures 28-31.

The test was as follows; Set point of 10°C Standard TEC configuration, the bottom copper plate was used to dissipate the heat generated while cooling the top aluminum plate to the set point. A timer was set and when the heat dissipating member became saturated, the time was noted. This point was considered to be when the TEC output was on full and the temperature of the cooling plate reached 1.2 degrees above the set point.

Four configurations were tried; the time to saturation is noted for each variation. See table and data in Figure 31. Unexpectedly, one embodiment using pyrolytic graphite performed far better than the others.

This approach with pyrolytic graphite can be used if the small weight budget that the stage must meet requires more heat dissipation than a standard pin array heat sink can dissipate. The Pyrolytic Graphite paper has twice the thermal conductivity that copper has. It can be an effective heat conduit. It is extremely light weight and very flexible.

This embodiment entails the use of the pyrolytic paper as a heat conduit to heat sinks. The advantage here is that the watts dissipated will go up and the weight of the heat sinks would be supported by the base plate and not the stage. The flexibility of the paper will allow the stage to move its full range of motion while keeping the stage very light weight.

Pyrolytic graphite can be obtained as Part # P11438-ND available from Digikey Corporation (Thief River Falls, MN). The material can be cut with scissors and frayed as appropriate. This can increase heat convection. Manufacturer: "PGS Graphite Sheets" available from Panasonic

LINE DRAWING EMBODIMENT FOR HEATING/COOLING SUBSTRATE

In Figure 32, LFM images are shown of MHA lines generated using scan rates of 0.1 micron/second to 0.6 micron/second at temperatures of (A) 25 C, (B) 20 C, and (C) 15 C.

The data show that at constant scan speed, temperature can be used to reduce line width. Line width down to, for example, 30 nm can be achieved.

WHAT IS CLAIMED IS:

1. A method comprising:

providing at least one cantilever comprising at least one tip thereon, and a material deposited on the tip,

contacting the cantilever with a substrate so that the material is deposited from the tip onto the substrate to form a material deposit,

wherein the temperature of the substrate is adapted to control a size of the material deposit.

2. The method of claim 1, wherein the temperature of the substrate is adapted to be below 25°C.

3. The method of claim 1, wherein the temperature of the substrate is adapted to be below 25°C so that the size of the material deposit is less than the size if deposited at 25°C.

4. The method of claim 1, wherein the temperature of the substrate is adapted to be above 25°C.

5. The method of claim 1, wherein the temperature of the substrate is adapted with use of a heating and/or cooling device.

6. The method of claim 1, wherein the temperature of the substrate is adapted with use of a device directly contacting the substrate.

7. The method of claim 1, wherein the temperature of the substrate is adapted with use of a device directly contacting the substrate, and the device provides a substantially constant substrate temperature for at least thirty minutes.

8. The method of claim 1, wherein the temperature of the substrate is adapted with use of a device directly contacting the substrate, and the device provides a substantially constant substrate temperature for at least ten hours.

9. The method of claim 1, wherein the temperature of the substrate is adapted with use of a device comprising at least one heat sink, a heating or cooling stage, and a vacuum system for holding the substrate.
10. The method of claim 1, wherein the temperature of the substrate is adapted with use of device comprising a thermoelectric cooler or heater.
11. The method of claim 1, wherein the temperature of the substrate is adapted with use of device which applies a voltage in a pulsed fashion for temperature control.
12. The method of claim 1, wherein the temperature of the substrate is adapted with use of device which applies a voltage in a continuous fashion for temperature control.
13. The method of claim 1, wherein the temperature of the substrate is adapted with use of device which comprises stacked and spaced metallic blocks.
14. The method of claim 1, wherein the temperature of the substrate is adapted so that deposited material has a lateral dimension of about 500 nm or less.
15. The method of claim 1, wherein the temperature of the substrate is adapted so that deposited material has a lateral dimension of about 100 nm or less.
16. The method of claim 1, wherein the temperature of the substrate is adapted so that deposited material is in the form of a dot which has a diameter of about 500 nm or less.
17. The method of claim 1, wherein the temperature of the substrate is adapted so that deposited material is in the form of a dot which has a diameter of about 100 nm or less.
18. The method of claim 1, wherein the cantilever is an AFM cantilever and the tip is an AFM tip.

19. The method of claim 1, wherein the material deposited on the tip is a thiol material.
20. The method of claim 1, wherein the cantilever is an AFM cantilever and the tip is an AFM tip, and wherein the temperature of the substrate is adapted with use of a device comprising at least one heat sink, a heating or cooling stage, and a vacuum system for holding the substrate.
21. A device comprising:
 at least one heat sink,
 at least one heating or cooling stage,
 at least one vacuum system,
 wherein the device is adapted to function with a substrate to be subjected to a material deposition and to keep the substrate temperature substantially constant during deposition.
22. The device of claim 21, wherein the heat sink comprises copper.
23. The device of claim 21, wherein the heat sink comprises fins.
24. The device of claim 21, wherein the device comprises a cooling stage.
25. The device of claim 21, wherein the vacuum system holds the substrate.
26. The device of claim 21, wherein the device is adapted for use in a nanolithography instrument.
27. The device of claim 21, wherein the device is adapted for use in a nanolithography instrument comprising an environmental chamber for the substrate.
28. The device of claim 21, wherein the device is adapted to provide the substrate with a substantially constant temperature for at least thirty minutes.

29. The device of claim 21, wherein the device is adapted to provide the substrate with a substantially constant temperature for at least ten hours.

30. The device of claim 21, wherein the device can provide a pulsed or constant current flow for temperature control.

31. A method comprising:

controlling the rate of deposition of a material from a tip to substrate by controlling the temperature of the substrate with use of a device attached directly to the substrate.

32. The method of claim 31, wherein the controlling comprises reducing the temperature of the substrate.

33. The method of claim 31, wherein the controlling comprises increasing the temperature of the substrate.

34. The method of claim 31, wherein the controlling comprises use of a pulsed current in the device for heating or cooling the substrate.

35. The method of claim 31, wherein the controlling comprises use of a continuous current in the device for heating or cooling the substrate.

36. The method of claim 31, wherein the cooling device comprises a heat sink.

37. The method of claim 31, wherein the temperature of the substrate is adapted to be below 20°C.

38. The method of claim 31, wherein the temperature control provides substantially constant temperature for at least ten hours.

39. The method of claim 31, wherein the control provides for dot to be formed having diameters of less than 100 nm.

40. The method of claim 31, wherein the control provides for a two dimensional array of dots to be formed having diameters of less than 100 nm.

41. The device of claim 21, wherein the device comprises pyrolytic graphite.

42. The device of claim 21, wherein the device comprises a heat sink connected via pyrolytic graphite.




Figure 1




Figure 2




Figure 3




Figure 4




Figure 5




Figure 6




Figure 7




Figure 8




Figure 9




Figure 10




Figure 11




Figure 12




Figure 13




Figure 14




Figure 15




Figure 16

8/17




Figure 17




Figure 18




Figure 19

9/17




Figure 20




Figure 21





Figure 22




DAPI

Nucleostemin

Actin

STRO-1

Figure 23



DAPI

Nucleostemin

Actin

STRO-1

Figure 24




Fig. 25




Fig. 26a




Fig. 26b




Fig. 27

Figure 28A (left); Figure 28B (right)


*Bottom plate only;**Bottom plate with heat sink pins;*

Figure 29A and 29B


*Bottom plate with pyrolytic graphite heat (fins)**Close up of pyrolytic graphite*

Figure 30



*Pyrolitic graphite fins and heat sink pins;*

Figure 31



Type	Time to saturation
Copper only	6:10 minutes:seconds
Heat sink pins	17:45 minutes:seconds
Phyrolitic fins	20:00 minutes:seconds
Heat sink pins with 1 phyrolitic interface	23:00 minutes:seconds
Phyrolitic fins and heat sink pins	1:40 hour: minutes




Figure 32




Figure 15