



(22) Date de dépôt/Filing Date: 1998/06/11

(41) Mise à la disp. pub./Open to Public

(57) Abrégé(suite)/Abstract(continued):

array is accessed by multiplexing two most-recently-used (MRU) arrays which are addressed and accessed substantially in parallel with effective address generation, the outputs of which MRU arrays are generated, one by assuming a carryin of zero, and the other by assuming a carryin of one to the least significant bit of the portion of the effective address used to access the MRU arrays. The hit rate in the MRU array is improved by hashing within an adder the adder's input operands with predetermined additional operand bits.

CACHE ADDRESS GENERATION

Abstract of the Disclosure

5 A cache system provides for accessing set associative caches with no increase in critical path delay, for reducing the latency penalty for cache accesses, for reducing snoop busy time, and for responding to MRU misses and cache misses. The cache array is accessed by multiplexing two most-recently-used (MRU) arrays which are addressed and accessed substantially in parallel with effective address generation, the outputs of which MRU arrays are generated, one by assuming a carryin of zero, and the other by assuming a carryin of one to the least significant bit of the portion of the effective addressed used to access the MRU arrays. The hit rate in the MRU array is improved by hashing within an adder the adder's input operands with predetermined additional operand bits.

CACHE ADDRESS GENERATION

Background of the Invention

Technical Field of the Invention

5 This invention generally relates to caches for computer systems, such as set associative caches and direct-mapped caches, and more particularly to addressing such caches with minimal increase in critical path delay.

Background Art

10 The use of caches for performance improvements in computing systems is well known and extensively used. See, for example, U.S. Patent 5,418,922 by L. Liu for "History Table for Set Prediction for Accessing a Set Associative Cache", and U.S. Patent 5,392,410 by L. Liu for "History Table for Prediction of Virtual Address Translation for Cache Access".

A cache is a high speed buffer which holds recently used memory data. Due to the locality of references nature for programs, most of the access of data may be accomplished in a cache, in which case slower accessing to bulk memory can be avoided.

1

three major portions: directory, arrays and control. The directory contains the address identifiers for the cache line entries, plus other necessary status tags suitable for particular implementations. The arrays (sometimes called cache memory herein) store the actual data bits, with additional bits for parity checking or for error correction as required in particular implementations.

5 Cache control circuits provide necessary logic for the management of cache contents and accessing. Upon an access to the cache, the directory is accessed or "looked up" to identify the residence of the requested data line. A cache hit results if it is found in the cache, and a cache miss results otherwise. Upon a cache hit, the data may be accessed from the array if there is no prohibiting condition (e.g., protection violation.) Upon a cache miss, the data line is normally
10 fetched from the bulk memory and inserted into the cache first, with the directory updated accordingly, in order to satisfy the access through the cache.

 Since a cache only has capacity for a limited number of line entries and is relatively small compared with the bulk memory, replacement of existing line entries is often needed. The replacement of cache entries in a set associative cache is normally based on algorithms like the
15 Least-Recently-Used (LRU) scheme. That is, when a cache line entry needs to be removed to make room for (be replaced by) a new line, the line entry that was least recently accessed will be selected.

location. Such sequential processing normally requires two successive machine cycles to perform, which degrades processor performance significantly.

Another aspect that complicates cache design is the commonly employed virtual addressing architecture in computer systems. In a virtual memory system (e.g., the IBM System/390™ architecture) each user process may have the view that it has its own virtual address space. Upon execution of programs the operating system may dynamically allocate real memory pages (e.g., 4 kilobytes per page) to more actively accessed virtual address pages. When a page accessed from a program does not have a real memory page allocated for it, an exception (page fault) condition will occur and trigger the operating system to properly allocate a real memory page frame. Page fault processing is normally associated with a very high performance overhead and often requires accessing data from slower backing devices like disks. However, due to the strong nature of program locality, a reasonable operating system can maintain a very low page fault rate during program executions. The operating system normally maintains the real page allocation information in architecturally specific software tables. Typically a 2-level translation table structure with segment and page tables is used for this purpose. Each program space has its own segment table, in which each entry points to a page table. At a page table each entry records the real page allocation information, plus some other status tags needed for particular architectures.

The operating system manages such translation tables according to its design algorithms. One consequence of the employment of virtual addressing is that the same virtual page address from different program address spaces may not be logically related and may be allocated at different real page frames in the storage. Furthermore, in architectures like that of the IBM System/390

a virtual page address into a real page address. A page fault exception is triggered if the real page frame is not allocated, for which the operating system will update the translation information when allocation is complete and then allow the faulted program to resume execution.

5 In most modern systems, hardware facilities are used for speeding up the virtual address translation process. Typically a translation lookaside buffer (TLB) is employed for each processor. A TLB is a hardware directory table that records the translation information for actively accessed virtual pages. Due to the locality nature of program addressing, a relatively small TLB can capture the translation information for a great majority of storage accesses from a processor. Only upon a TLB miss condition, when the TLB cannot cover the particular storage access, will a slower translation, using the translation tables from memory, be activated. For efficiency in hardware implementation, a TLB is normally structured as a set-associative table like a cache directory. For a given virtual page address (including certain program space identifiers), the hardware uses certain address bits (and other information specific to a particular design) to derive a congruence class. Within the congruence class, the hardware performs a parallel search of the entries and identifies the results of translation.

15 In many processor designs, a storage access needs to go through TLB translation prior to the final resolution of a cache access. In a set associative design, the TLB look-up is carried out in parallel with the cache directory search, with the results merged for final late-select of the array data. This requirement of multiple directory searches for the resolution of cache accessing is a source of complexity for the optimization of many cache designs. When a storage processor issues a storage access request, the cache array cannot determine the exact location of data

IBM/3090™ 4-way set-associative cache with 128 congruence classes as described in Liu patent 5,418,922, which requires several comparators to resolve synonym conditions efficiently, and a long cache access path due to the waiting of late-select for directory read/compare results.

Cache designs that employ prediction methods to avoid these inefficiencies of the prior art have been proposed. These include a direct-map approach and a MRU-cache approach.

The direct-map design is one with a set-associativity of 1, with only one line entry at each cache congruence class. The direct-map design achieves ultimate simplicity and prediction accuracy by flattening the physical cache geometry to a 1-dimensional structure, but in so doing usually increases cache misses.

The MRU-cache approach manages cache line replacement and set selection on a per congruence class basis. Within each congruence class, there is a most-recently-used (MRU) entry and a least-recently-used (LRU) entry. Due to program locality, a cache access is most likely to hit to the MRU line entry. The LRU entry is the one chosen for replacement when a new line needs to be inserted into the congruence class. Thus, typically, the MRU handles set selection, and the LRU handles line replacement.

The slot MRU-cache approach logically views the MRU lines of the whole cache as a direct-map cache: whenever a congruence class is determined to

TLB and cache be based on the physical MRU entries, and hence loses accuracy and causes difficulties in implementation.

5 Liu U. S. Patent 5,418,922 describes set prediction and Liu U. S. Patent 5,392,410 describes a system using real address translation prediction for shortening the cache access critical path. A history table is used to predict virtual address translation information for a given access in a set-associative cache. When the prediction is correct, the performance is the same as if the location is known. In the case of a wrong prediction, the data access is aborted and reissued properly. However, Liu does not teach a mechanism for generating the address used to access the history table, and there is a need for a method to create that address with a minimum circuit delay.

10 In U. S. Patent 5,392,410, Liu also describes a hashing function, which occurs after computation of the address, to randomize the entries in the history table. As this introduces an extra delay in the critical path, there is a need for a method that performs the hashing function which avoids that delay.

15 It is an object of the invention to improve cache operation by completely overlapping real address prediction with effective address generation.

It is a further object of the invention to improve cache operation by performing a hashing operation to randomize entries in the MRU without causing delay in the critical path.

generated, one by assuming a carryin of zero, and the other by assuming a carryin of one to the least significant bit of the portion of the effective address used to access the MRU arrays.

5 In accordance with a further aspect of the invention, the hit rate in the MRU array is improved by hashing within an adder the adder's input operands with predetermined additional operand bits.

Other features and advantages of this invention will become apparent from the following detailed description of the presently preferred embodiment of the invention, taken in conjunction with the accompanying drawings.

Brief Description of the Drawings

10 Figure 1 is a block diagram illustrating a typical microprocessor architecture within which a preferred embodiment of the invention is implemented.

Figure 2 illustrates how Figure 2A through 2C relate, while the latter are block diagrams showing the implementation of a preferred embodiment of the invention within the microprocessor of Figure 1.

15 Figures 3-6 are block diagrams illustrating the system and L2 cache bus interfaces 101 and 103 of Figure 1, with Figure 3 generally illustrating the system data bus; Figure 4, the system bus controls; Figure 5, the L2 cache data

Figure 8 illustrates the manner in which Figures 8A and 8B relate, with the latter being a block diagram showing the invention as an improvement on the prior art design of Figure 7.

Figure 9 is an example syntax for a memory address.

Detailed Description of the Invention

5

Part 1

Referring to Figure 1, the microprocessor architecture within which a preferred embodiment of the invention is implemented will be described.

Microprocessor chip 100 is organized to interface system bus 102 and L2 cache 104, and includes the following functional units: fixed point unit (FXU) 106, floating point unit (FPU) 108, load store unit (LSU) 110, instruction unit (IU) 112, instruction cache unit (ICU) 114, data cache unit (DCU) 116, L2 cache control unit 118, processor

In broad overview, the functional units on chip 100 communicate as follows. Clock distribution and control 122 provides clocking signals to all functional units on microprocessor chip 100. System bus 102 interfaces to PIU 120 over bidirectional bus 101, and thence over buses 105 with CCU 118. L2 cache 104 communicates with CCU 118 over buses 103. CCU 118 communicates instructions with ICU 114 over buses 109, with DCU 116 over buses 111, and provides address information to ATU 124 and receives miss interface signals over buses 107. LSU 110 and IU 112 provide request interfaces to ATU 124 and receive translation state information over lines 129 and 131. ATU 124 provides translated addresses to ICU 114 over lines 115, and to DCU 116 over lines 113. ICU 114 interfaces to instruction unit 112 over bus 119. DCU 116 provides data to FXU 106, FPU 108 and LSU 110 over bus 121, and IU 112 provides instructions to FXU 106, FPU 108 and LSU 110 over bus 123. LSU 110 provides data to DCU 116 over bus 125. FPU 108 provides and receives data to DCU 116 over buses 127 to LSU 110, then across buses 125. Processor 100 accesses main memory through system bus 102.

bus 313, and data select block 320 puts the data out on bus 323. During cache reads, data from cache 400 comes in on line 461, is latched in register 330, and from there sent on line 333 to general purpose registers 306 or to fixed point unit 106.

5 The output of LSU pipeline buffer 302 is fed on line 303 to the LSU decode and address generation block AGEN 304, which contains the general purpose registers 306 and address generation adders. The data output of decode block 304 is fed on lines 311 to data register 314 and thence on line 319 to data select block 320. The address output of AGEN 304 is fed on lines 313 to EXECUTE stage buffer 316, and on bus 309 to real address MRU 430. AGEN 304 output also includes control line 307, which it sets to indicate either real or virtual mode addressing to data cache
10 control block 470.

The outputs of buffer 316 are fed on lines 317 to data select block 320 and to data cache address register 408, DIR address register 414 and register slot MRU address register 406. The output of register 408 is fed on line 409 to multiplexer 412. Data select

An effective address from instruction unit 112 on line 367 (a portion of lines 131) is latched in register 364 and fed on line 365 to ITLB 358 and to the compare and address select block 356 at ISLB 354. Line 313 from AGEN 304 is latched in register 384, and fed on line 385 to DTLB array 378 and compare and address select block 374 at DSLB 376. In this preferred embodiment, DTLB 378 may be a standard design, such as that described by Liu, *supra*. Whereas the Liu TLB design is 32 bits wide, in this preferred embodiment a 64 bit wide TLB 378 is used.

Data select 320 output on line 325 is fed to PUTAWAY stage buffer 330, which also receives data on lines 461 from data cache 400 (via lines 401 and align block 460) for LSU 110, and FPU 108 results on line 327 which is a portion of bus 127. The output of PUTAWAY stage buffer 330 is fed on lines 333 to a floating point register in FPU 108, special purpose registers 334 (among which are the timers), and general purpose registers 306. Special purpose registers 334 output line 335 is fed back to data select block 320 which allows the processor to read them. Line 333 carries the data for FPU 108 when doing a fetch from cache

Predicted real address MRU 430 output signals on line 431, representing the predicted read address bits 50:51, are latched in registers 410 and 416. The output of data cache address register 410 on line 411 is multiplexed with bits 50:51 of the output of register 408 in multiplexer 412, and its output is fed on address lines 413 to data cache 400. The remaining bits of DC address register 408 are fed straight through on line 413 to data cache 400. Similarly, the output of register 416 is fed on lines 417 to multiplexer 436, where it is multiplexed with bits 50:51 of the output of register 414 on line 415, and the result fed on lines 437 to directory array 440. The output of register 414 on line 415 is also fed to address register 408.

The function of real address MRU 430 is to provide predicted real address bits 50:51 to data cache 400 and directory array 440.

During the fetch stage, data cache 400 output 401 is fed to unaligned data register 452 and align block 460, and thence on line 461 to registers 456 and 330. Line 401 contains the data to be read from data cache 400 by the load store unit 110, s

Data cache (DC) control 470 receives inputs from directory array 440 on lines 441 (signifying a directory array hit or miss), from AGEN 304 on lines 307, data select and execute cycle control block 320 on lines 321, ATU controls 370 on lines 369, and comparator 382 on lines 383. Its output is fed to L2 address line 471, and includes a signal signifying a miss condition. Miss information is also sent to ATU controls 370 and PA controls (not shown) in LSU 110.

The function of data cache control 470 is to control the data flow multiplexing into and out of data cache 400 and send results to the load/store unit 110, address translation unit 124, and L2 cache control unit 118, and also to control writing of data into data cache 400.

Data directory 440 contains address tags to indicate if the contents of the real address are present in cache 400, and the status of the cache lines, whether modified, shared, or invalid. It also contains an LRU pointer for each congruence class, indicating which cache 400 line should be replaced.

Address translation unit (ATU) control 370 handles translations from effective addresses to virtual addresses to real addresses.

The effective address is compared in ISLB 354 comparator 356 with the virtual address. If these match, then a valid effective to virtual address translation exists in buffer 354, which transmits the virtual address on line 355 to compare block 362.

ITLB 358 is accessed by an effective address on line 365 from register 364 for doing virtual to real address translation. The address input to ITLB 358 is a portion of the effective address from IU 112 on lines 367. Comparator 362 compares virtual addresses on lines 355 and 359, and signals the result on line 363. Associated with each virtual address in ITLB array 358 is a real address. The signal on line 363 indicates whether or not the address on line 361 is valid.

DTLB 378 is accessed by an address from register 384. Comparator 382 compares data on lines 379 and 377, and signals the result on line 383. The signal on line 383 indicates whether or not the address on line 379 is valid.

System Bus Interface 120

cache miss request control signals are sent on line 553 through driver 556 to system controls bus 559. Another output of controls block appears on lines 661 to address/command register 658, the output of which appears on line 659 to multiplexer 672. Multiplexer 672 also receives input from lines 653 and 655, and provides its output on lines 673 back to register 650.

5 Referring to Figure 5, ECC block 632, DOIC register 606, DODC register 608, L2PDO register 636, multiplexer 616 and multiplexer 620 each receive inputs from data input register 624 on bus 625. The output of ECC block 632 is fed on line 633 to L2 data out register 638, and thence to driver 644 on line 639. The output of L2PDO register 636 is fed on line 637 to inpage buffer 646, the output of which is fed on line 647 to L2PDI register 642 and ECC circuit 632. The output of
10 L2PDI register 642 is fed on line 643 to DOIC register 606, DODC register 608, CCDI register 624, and to bypass multiplexers 620 and 616. The output of multiplexers 620 and 616 represent bypass data, and are fed on lines 62

to bypass multiplexers 616, 620 allows the saving of a cycle on cache misses when error correction is not required. DOIC register 606 provides corrected data to instruction cache unit 114, and DODC register 608 provides corrected data to data cache unit 116. Either register may supply data to the ATU 124.

- 5 The normal path for routing L2 cache data is through register 640, ECC 634, and DOIC register 606 and DODC register 608.

Processor Interface Unit 120

Referring now to Figure 3, a more detailed description of processor interface unit 120 of Figure 1, and associated circuitry, will be provided. Figure 3 represents the data flow portion of PIU
10 120 and system bus 102.

System bus 102 data high bus 513 and data low bus 517 communicate through driver/receivers 512 and 516, respectively with data high output register 502 on lines 503, data high in register 5

The four L2 hit/miss states are:

- 1) Modified - This line is different from memory and no other coherent cache has a copy of this line.
- 2) Exclusive - This line is the same as memory and no other coherent cache has a copy of this line.
- 3) Shared - This line is the same as memory and other caches may have a copy of this line.
- 4) Invalid - This cache and this processor's data cache do not have a copy of this line.

Data can be in the data cache only if it is also in the L2 cache.

Commands only stay in ADR/CMD buffer 650 for three cycles, at which time the command moves to ADR/CMD buffer 652 or ADR/CMD buffer 658. A processor command is moved into the ADR/CMD buffer 652 when said command is in ADR/CMD buffer 650 and the resources it needs, such as the data flow, are not available. The command will stay in ADR/CMD buffer 652 until the resource becomes available.

Commands are moved to the ADR/CMD buffer 658 from ADR/CMD buffer 650 by way of controls block 660 when a system bus snoop command needs to use

modified copy of the data, its copy of the data will be moved to the castout buffer 602 and subsequently via bus 603 to system bus 102.

The memory management policy is such that segment and page translation table entries may not be accessed directly from the L1 data cache by the ATU 124. Consequently, another type of snoop operation is done for ATU commands. When an ATU command comes in, the data cache is snooped using the L1 status array. If the data cache has modified data, the ATU command is stopped until the data is moved from the data cache to the L2 data RAMs.

Processor Interface Unit (PIU) /

Bus Interface Unit (BIU) 120

Referring to Figures 1 and 3, processor interface unit (PIU) 120 controls and monitors all communications with the main system bus 102. The main functions of PIU 120 are:

- 1) Transport commands, address, and data

It will be appreciated that, although specific embodiments of the invention have been described herein for purposes of illustration, various modifications may be made without departing from the spirit and scope of the invention.

5 In particular, it is within the scope of the invention to provide a memory device, such as a transmission medium, magnetic or optical tape or disc, or the like, for storing signals for controlling the operation of a computer according to the method of the invention and/or to structure its components in accordance with the system of the invention.























