Abstract: A monolithic high power radio frequency switch includes a substrate, and first and second gallium nitride high electron mobility transistors on the substrate. Each of the first and second gallium nitride high electron mobility transistors includes a respective source, drain and gate terminal. The source terminal of the first gallium nitride high electron mobility transistor is coupled to the drain terminal of the second gallium nitride high electron mobility transistor, and the source terminal of the second gallium nitride high electron mobility transistor is coupled to ground. An RF input pad is coupled to the drain terminal of the first second gallium nitride high electron mobility transistor, an RF output pad is coupled to the source terminal of the first gallium nitride high electron mobility transistor and the drain terminal of the second gallium nitride high electron mobility transistor.
with international search report (Art. 21(3))
HIGH POWER GALLIUM NITRIDE FIELD EFFECT TRANSISTOR SWITCHES

CROSS REFERENCE TO RELATED APPLICATION

[0001] The present application claims the benefit of and priority to U.S. Provisional Patent Application No. 61/346,753, filed May 20, 2010, entitled "HIGH POWER GALLIUM NITRIDE FIELD EFFECT TRANSISTOR SWITCHES," the disclosure of which is hereby incorporated herein by reference in its entirety.

BACKGROUND

[0002] Microwave systems require the ability to actively redirect signal flow as desired for operational mode. For example, a broad band radio system often requires several antennas to cover the entire band of operation, while a single power amplifier can cover this operational bandwidth. Consequently, it is necessary to direct the high power amplifier signal to the required antenna structure, depending on the transmission frequency of the radio.

[0003] Handling high power RF and microwave signals requires switching devices that can operate reliably at high peak voltages. The most common approach to handle such high power levels using existing technology relies on PiN diode structures which demand high dc power for proper operation. In fact, PiN diode switches capable of handling 20 watts RF power commonly use up to 1 watt of dc power. This power consumption is a significant power burden, especially for applications requiring battery operation. In addition, due to the requirements of bias injection, PiN diode switches may be difficult to integrate, and may be limited to a reduced frequency bandwidth.

[0004] Alternatively, Gallium Arsenide (GaAs) HEMT switches, which have low dc power consumption, may not operate at high RF power levels. Switches using these devices may not be capable of handling high RF power levels due to the lower voltage handling of these devices.

SUMMARY

[0005] A monolithic high power radio frequency switch according to some embodiments includes a substrate, and first and second gallium nitride high electron mobility transistors on the substrate. Each of the first and second gallium nitride high electron mobility transistors includes a respective source, drain and gate terminal.
The source terminal of the first gallium nitride high electron mobility transistor is coupled to the drain terminal of the second gallium nitride high electron mobility transistor, and the source terminal of the second gallium nitride high electron mobility transistor is coupled to ground.

[0006] The switch further includes an RF input pad coupled to the drain terminal of the first gallium nitride high electron mobility transistor, an RF output pad coupled to the source terminal of the first gallium nitride high electron mobility transistor and the drain terminal of the second gallium nitride high electron mobility transistor, and a control pad coupled to the gate of the first gallium nitride high electron mobility transistor.

[0007] The RF input pad may be coupled to the drain terminal of the first gallium nitride high electron mobility transistor through a first spiral inductor loop, and the RF output pad may be coupled to the source terminal of the first gallium nitride high electron mobility transistor and the drain terminal of the second gallium nitride high electron mobility transistor through a second spiral inductor loop.

[0008] The control pad may be coupled to the gate of the first gallium nitride high electron mobility transistor through a first resistor, and the complementary control pad may be coupled to the gate of the second gallium nitride high electron mobility transistor through a second resistor.

[0009] In some embodiments, the first resistor may have a resistance of at least about 1 kohm and the second resistor may have a resistance of at least about 1 kohm. In further embodiments, the first resistor may have a resistance of about 10 kohm and the second resistor may have a resistance of about 10 kohm.

[0010] Each of the first and second gallium nitride high electron mobility transistors may have a gate to drain spacing \( L_{GD} \) that is equal to a gate to source spacing \( L_{GS} \) of the gallium nitride high electron mobility transistor.

[0011] Each of the first and second gallium nitride high electron mobility transistors may have a serpentine gate pattern.

[0012] The monolithic high power radio frequency switch may demonstrate substantially linear transmission of over 20 watts of RF signal input power over a frequency range from 2.5 GHz to 4.0 GHz. A monolithic high power radio frequency switch according to some embodiments may demonstrate substantially linear
transmission of over 20 watts of RF signal input power over a frequency range from 1.0 GHz to 4.0 GHz.

[0013] Further, the monolithic high power radio frequency switch demonstrates transmission loss of less than -0.4 dB for RF signals up to 4 GHz, and in some cases the monolithic high power radio frequency switch may demonstrate better than -8 dB input and output mismatch error at a frequency between 2.0 GHz and 4.0 GHz. A monolithic high power radio frequency switch according to some embodiments may demonstrate better than -20 dB input and output mismatch error at a frequency between DC and 4.0 GHz.

[0014] The switch may further include a second RF output pad on the substrate, and third and fourth gallium nitride high electron mobility transistors on the substrate, each of the third and fourth gallium nitride high electron mobility transistors including a respective source, drain and gate terminal. The drain terminal of the third gallium nitride high electron mobility transistor may be coupled to the drain terminal of the first gallium nitride high electron mobility transistor, the source terminal of the third gallium nitride high electron mobility transistor may be coupled to the drain terminal of the fourth gallium nitride high electron mobility transistor, the source terminal of the fourth gallium nitride high electron mobility transistor may be coupled to ground, the second RF output pad may be coupled to the source terminal of the third gallium nitride high electron mobility transistor and to the drain terminal of the fourth gallium nitride high electron mobility transistor, the control pad may be coupled to the gate of the fourth gallium nitride high electron mobility transistor, and the complementary control pad may be coupled to the gate of the third gallium nitride high electron mobility transistor.

[0015] The second RF output pad may be coupled to the source terminal of the third gallium nitride high electron mobility transistor and the drain terminal of the fourth gallium nitride high electron mobility transistor through a third spiral inductor loop.

[0016] The control pad may be coupled to the gate of the fourth gallium nitride high electron mobility transistor through a third resistor, and the complementary control pad may be coupled to the gate of the third gallium nitride high electron mobility transistor through a fourth resistor.
[0017] In some embodiments, the third resistor may have a resistance of at least about 1 kohm and the fourth resistor may have a resistance of at least about 1 kohm. In further embodiments, the third resistor may have a resistance of about 10 kohm and the fourth resistor may have a resistance of about 10 kohm.

[0018] Each of the first, second, third and fourth gallium nitride high electron mobility transistors may have a gate to drain spacing \( L_{GD} \) that may be equal to a gate to source spacing \( L_{QS} \) of the gallium nitride high electron mobility transistor.

[0019] Each of the first, second, third and fourth gallium nitride high electron mobility transistors may have a serpentine gate pattern.

**BRIEF DESCRIPTION OF THE DRAWINGS**

[0020] The accompanying drawings, which are included to provide a further understanding of the invention and are incorporated in and constitute a part of this application, illustrate certain embodiment(s) of the invention. In the drawings:

[0021] Figure 1 shows the circuit topology of a device according to some embodiments.

[0022] Figure 2 shows a layout drawing of a monolithic die according to some embodiments.

[0023] Figure 3 shows the measured power handing of the SPDT switch circuit of Figure 1.

[0024] Figures 4 and 5 show wafer averaged small signal s-parameter measurements of transmission and mismatch on the input and the output of the selected path of the SPDT switch circuit of Figure 1.

[0025] Figure 6 shows a layout drawing of the details of the gate location in the channel of a FET according to some embodiments showing its location at the midpoint between the source and drain terminals of the transistor (i.e. \( L_{GS} = L_{GD} \)).

[0026] Figure 7 illustrates a serpentine gate layout in accordance with some embodiments.

[0027] Figure 8 shows a layout drawing of a monolithic die having a serpentine gate layout according to some embodiments.
[0028] Figures 9A and 9B are graphs that illustrate transmission versus input drive power for a switch having a layout as shown in Figure 8.

[0029] Figure 10A is a graph that illustrates wafer average of measured SPDT switch transmission verses input signal frequency for a switch having a layout as shown in Figure 8.

[0030] Figures 10B and IOC are graphs that illustrate wafer average of measured SPDT switch input and output mismatch for a switch having a layout as shown in Figure 8.

DESCRIPTION OF EMBODIMENTS

[0031] Some embodiments provide a switching device that allows control over signal flow in an RF or microwave circuit. A switching device according to some embodiments may allow signal flow from a common input to be directed to an output (i.e., ON) with reduced or minimum signal loss, distortion, high power handling, low dc power dissipation, and good match. A switching device according to some embodiments may further switch a signal away from an output (i.e., OFF) with high signal loss over a wide frequency band.

[0032] In particular, some embodiments provide single pole, double throw (SPDT) switches that incorporate gallium nitride (GaN) high electron mobility transistors (HEMT) in a monolithic circuit on silicon carbide (SiC) substrates.

[0033] Embodiments of the present invention now will be described more fully hereinafter with reference to the accompanying drawings, in which embodiments of the invention are shown. This invention may, however, be embodied in many different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art. Like numbers refer to like elements throughout.

[0034] It will be understood that, although the terms first, second, etc. may be used herein to describe various elements, these elements should not be limited by these terms. These terms are only used to distinguish one element from another. For example, a first element could be termed a second element, and, similarly, a second element could be termed a first element, without departing from the scope of the
present invention. As used herein, the term "and/or" includes any and all combinations of one or more of the associated listed items.

[0035] The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the invention. As used herein, the singular forms "a", "an" and "the" are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms "comprises," "comprising," "includes" and/or "including" when used herein, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof.

[0036] Unless otherwise defined, all terms (including technical and scientific terms) used herein have the same meaning as commonly understood by one of ordinary skill in the art to which this invention belongs. It will be further understood that terms used herein should be interpreted as having a meaning that is consistent with their meaning in the context of this specification and the relevant art and will not be interpreted in an idealized or overly formal sense unless expressly so defined herein.

[0037] Switching circuits/devices according to some embodiments may be capable of handling greater than 20 watts of RF power with very low loss (<0.7 dB, and in some cases <0.5 dB), high isolation (> 30 dB), good match (> 15 dB), and high third-order intercept point (>60 dBm) over a broad RF frequency band (100 MHz to 4 GHz, and in particular, 300 MHz to 3 GHz).

[0038] These results may be particularly surprising, because gallium nitride is known to have higher leakage current characteristics than other wide bandgap semiconductor materials, such as silicon carbide, and therefore would not normally be selected by a skilled person for use in a switching circuit. However, it has been found that a high power switch can be effectively made using a gallium nitride active region as described herein.

[0039] High power gallium nitride semiconductor devices, such as gallium nitride HEMTs, are well known. However, in general, higher leakage current results in lower bandwidth of the switch. Thus, for a high bandwidth, high power switch,
gallium nitride is generally considered a poor choice, notwithstanding the low parasitic resistance of gallium nitride HEMTs.

[0040] In some embodiments, the power handling capability of the circuits/devices may be greater than 25 watts at only 0.1 dB compression. Circuits/devices according to some embodiments may consume less than 1 mW of dc power in operation. Furthermore, circuits/devices according to some embodiments may exhibit switching speeds less than 20 nsec, and in some cases may exhibit switching speeds of about 15 nsec.

[0041] Figure 1 is a circuit diagram and Figure 2 is a layout of a single pole, dual throw (SPDT) switching circuit 100 formed on a monolithic substrate 110 according to some embodiments. The circuit 100 may be implemented using gallium nitride based high electron mobility transistors (HEMTs) on a monolithic silicon carbide substrate 110.

[0042] Referring to Figures 1 and 2, the switching circuit 100 includes a control input pad Vctrl, a complementary control input pad Vctrl_complement, an RF input pad RF_Input, and first and second RF output pads RF_Output_1, RF_Output_2. The circuit 100 further includes four gallium nitride based high electron mobility transistors Q1 to Q4. Each of the four HEMTs Q1 to Q4 includes a source terminal S, a drain terminal D and a gate terminal G. The drain of the first HEMT Q1 is connected to a first node N1, while the source of the first HEMT Q1 is connected to a second node N2. The drain of the second HEMT Q2 is connected to the first node N1, while the source of the second HEMT Q2 is connected to a third node N3. The drain of the third HEMT Q3 is connected to the second node N2, and the source of the third HEMT Q3 is connected to ground. The drain of the fourth HEMT Q4 is connected to the third node N3, and the source of the fourth HEMT Q4 is connected to ground.

[0043] The control input pad Vctrl is connected through resistors R2 and R4 to gates of the first and fourth HEMTS Q1 and Q4. The complementary control input pad Vctrl_complement is connected through resistors R1 and R3 to gates of the second and third HEMTS Q2 and Q3. Although only single resistors are illustrated in Figure 1, each of the transistors Q1 to Q4 may be dual-gate transistors that include two gates in the channel region of each device. Accordingly, there may be two parallel input resistors for each transistor, as indicated in Figure 2. A given transistor
in a FET switch can employ more than one gate to reduce the voltage across the
critical points of the transistor, which may aid in power handling. However, the
losses will be higher for each additional gate added. In particular, a dual gate FET
switch, such as the switching circuit 100, may have about 0.2 dB additional loss.

[0044] The RF input pad RF_Input is connected through an inductance L1 to
the first node N1. The first RF output pad RF_Output_1 is connected through an
inductance L2 to the second node N2, while the second RF output pad RF_Output_2
is connected through an inductance L3 to the third node N3.

[0045] The inductors L1 to L3 may include spiral inductor networks that are
designed to match the switch on the monolithic die to 50 ohms impedance.

[0046] The GaN HEMTs Q1 to Q4 may include multi-finger switch FETs
including a number of 300 micron wide gates, symmetrically located in the FET
channel so that the gate to drain distance is equal to the gate to source distance in each
transistor.

[0047] The resistors R1 to R4 at the gates to the HEMTs Q1 to Q4 may have
relatively large resistances, e.g., about 10 kohm.

[0048] GaN HEMT structures that may be used in embodiments of the present
invention are disclosed in the following publications, the contents of each of which
are incorporated herein by reference as if fully set forth herein: U.S. Patent No.
6,849,882, entitled "Group-III nitride based high electron mobility transistor (HEMT)
with barrier/spacer layer," issued February 1, 2005; U.S. Patent No. 7,230,284,
entitled "Insulating gate AlGaN/GaN HEMT," issued June 12, 2007; U.S. Publication
No. 2007/0059873, entitled "Fabrication of single or multiple gate field plates,
published March 15, 2007; U.S. Patent No. 7,550,783, entitled "Wide bandgap
HEMTs with source connected field plates," issued June 23, 2009; U.S. Publication
No. 2006/0202272, entitled "Wide bandgap transistors with gate-source field plates,
published September 14, 2006; U.S. Patent No. 7,501,669, entitled "Wide bandgap
7,126,426, entitled "Cascode amplifier structures including wide bandgap field effect
transistor with field plates," issued October 24, 2006; and U.S. Patent No. 7,573,078
"Wide bandgap transistors with multiple field plates," issued August 11, 2009.
[0049] It will be appreciated that in some embodiments, a separate complementary control terminal Vctrl_complement may not be provided, and that the circuit could include an inverter that inverts the control signal Vctrl to form the complementary control signal that is applied to the gates of the second and third HEMTs Q2 and Q4. However, by providing a separate complementary control input pad Vctrl_complement, it is possible to place the switch 100 in a high impedance state in which RF signals do not flow to either of the output terminals by appropriate biasing of the control signals.

[0050] A signal entering the RF input terminal (RF_Input) is directed to either of the output terminals (RF_Output_1 or RF_Output_2), through the application of DC voltages on the control terminals (Vctrl, Vctrl_complement). The RF signal can equally pass in reverse from one of the output terminals to the input terminal.

[0051] The switch circuit 100 is operated by placing a negative DC voltage on one of the control lines, while grounding the other control line. For example, placing a negative voltage on control terminal Vctrl_complement while grounding Vctrl will place the second and third HEMTs Q2, Q3 into a nonconductive state and place the first and fourth HEMTs Q1, Q4 into a conductive state. This allows the RF signal to pass between the RF input terminal (RF_Input) and RF_Output_1. Reversing the voltages will shut off this path and allow the signal to flow between the RF input terminal and RF_Output_2.

[0052] The magnitude of the control voltage required to switch the HEMTs on and off (i.e., into conductive and non-conductive states, respectively) affects the power handling of the switch 100. In particular, Figure 3 is a graph that illustrates measured switch loss for a switch as illustrated in Figures 1 and 2 versus input drive power at 2.5 GHz, 3.0 GHz, 3.5 GHz and 4.0 GHz. The results illustrated in Figure 3 demonstrate linear transmission of over 20 watts (43 dBm) of RF signal over a wide frequency bandwidth.

[0053] The results shown in Figure 3 were obtained with the control voltage set to -25 volts. If the voltage were increased to -30 volts, the power handling may be improved by approximately 1.5 dB. However, while operation at higher voltages is possible, there may be negative effects on switch operation due to operation closer to the FET breakdown voltage.
[0054] GaN HEMT switches are uniquely capable of handling high RF power levels with reduced or minimal DC power consumption, due to the unique properties of the GaN HEMT, namely, its high breakdown voltage and high thermal conductivity.

[0055] A GaN HEMT-based switch topology as described herein may be capable of simultaneous operation at high power levels and high RF frequency, while also allowing operation at frequencies as low as 20 MHz and consuming less than 1mW of DC power. Such a topology may enable the realization of various switch circuits, such as SPDT, single pole three throw, single pole four throw, and combinations of these building blocks, to realize switch matrix networks and multiple input/output transfer switches.

[0056] In some embodiments, an SPDT switch 100 that is capable of high power operation has a modified FET structure in which the gate is located equidistant between the drain and source terminals. In contrast, in a typical HEMT structure, the gate is offset towards the source. Locating the gate equidistant between the drain and source terminals, coupled with the use of the large gate resistor, can provide that the total RF voltage will divide equally between the drain-gate space and the gate-source space. Since linear operation is limited when the voltage over either of these spaces exceeds the pinchoff or breakdown voltages of the transistor, equalizing the voltages may enable the switch to handle increased RF signal without violating either condition.

[0057] Because signal switching is a ubiquitous requirement in RF systems, applications of switch circuits according to embodiments of the invention may include any multifunction system. Specific types of systems include wideband communications radios, electronic warfare systems, including systems providing electronic counter-measures, as well as electronic counter-counter measures, radars, white noise jammers, test systems, etc.

[0058] Figure 4 is a graph that illustrates wafer average of measured SPDT switch transmission verses input signal frequency. The results illustrated in Figure 4 demonstrate high transmission (low loss) of >-0.4 dB up to 4 GHz.

[0059] Figures 5A and 5B are graphs that illustrate wafer average of measured SPDT switch input (Figure 5A) and output (Figure 5B) mismatch. Figures 5A and 5B illustrate that the switch 100 may have better than -8 dB mismatch error.
[0060] Figure 6 is a schematic diagram that illustrates portions of a transistor layout in a switch 100 according to some embodiments. As shown in Figure 6, source regions of a transistor are separated from the gate 20 by a distance LQS, while drain regions of a transistor are separated from the gate by a distance LQD. In some embodiments, the FET gates are positioned symmetrically between the source and drain regions, so that LQD is equal to LQS.

[0061] Figure 7 illustrates a gate layout pattern in accordance with some embodiments. In particular, in some embodiments, the gate 20 may have a serpentine pattern as shown in Figure 7. As shown in Figure 7, a serpentine gate pattern may include gate segments 20a, 20b that are connected at alternating ends thereof by gate segment connectors 20c, 20d. A serpentine patterned gate may permit the transistor to have a more compact topology, which may reduce parasitic capacitance and/or resistance in the device. Reduced parasitic can increase the bandwidth of the device. Although it would be undesirable to use a serpentine gate pattern in a power device because of thermal constraints, a serpentine gate pattern can be used in a switching device according to some embodiments, because the device may not be thermally limited.

[0062] Figure 8 is a layout of a single pole, dual throw (SPDT) switching circuit 200 having a single-gate serpentine gate pattern formed on a monolithic substrate 210. The switching circuit 200 corresponds to the circuit diagram shown in Figure 1.

[0063] Figures 9A and 9B are graphs that illustrate transmission versus input drive power for a switch having a layout as shown in Figure 8 for control voltages of -30V (Figure 9A) and -35V (Figure 9B) at 1.0 GHz, 1.5 GHz, 2.0 GHz, 2.5 GHz, 3.0 GHz, 3.5 GHz and 4.0 GHz. The results illustrated in Figure 8 demonstrate linear transmission of over 20 watts (43 dBm) of RF signal over a wide frequency bandwidth.

[0064] Figure 10A is a graph that illustrates wafer average of measured SPDT switch transmission verses input signal frequency for a switch 200 having a layout as shown in Figure 8. The results illustrated in Figure 10A demonstrate high transmission (low loss) of >-0.5 dB up to 4 GHz.
Figures 10B and IOC are graphs that illustrate wafer average of measured SPDT switch input (Figure 10A) and output (Figure 10B) mismatch for a switch 200 having a layout as shown in Figure 8. Figures 10A and 10B illustrate that the switch 200 may have better than -20 dB mismatch error.

In the drawings and specification, there have been disclosed typical embodiments of the invention and, although specific terms are employed, they are used in a generic and descriptive sense only and not for purposes of limitation, the scope of the invention being set forth in the following claims.
What is Claimed Is:

1. A monolithic high power radio frequency switch, comprising:
   a substrate;
   first and second gallium nitride high electron mobility transistors on the substrate, each of the first and second gallium nitride high electron mobility transistors including a respective source, drain and gate terminal, wherein the source terminal of the first gallium nitride high electron mobility transistor is coupled to the drain terminal of the second gallium nitride high electron mobility transistor, and the source terminal of the second gallium nitride high electron mobility transistor is coupled to ground;
   an RF input pad coupled to the drain terminal of the first gallium nitride high electron mobility transistor;
   an RF output pad coupled to the source terminal of the first gallium nitride high electron mobility transistor and the drain terminal of the second gallium nitride high electron mobility transistor; and
   a control pad coupled to the gate of the first gallium nitride high electron mobility transistor.

2. The monolithic high power radio frequency switch of Claim 1, wherein the RF input pad is coupled to the drain terminal of the first gallium nitride high electron mobility transistor through a first spiral inductor loop, and wherein the RF output pad is coupled to the source terminal of the first gallium nitride high electron mobility transistor and the drain terminal of the second gallium nitride high electron mobility transistor through a second spiral inductor loop.

3. The monolithic high power radio frequency switch of Claim 1, wherein the control pad is coupled to the gate of the first gallium nitride high electron mobility transistor through a first resistor, and wherein a complementary control pad is coupled to the gate of the second gallium nitride high electron mobility transistor through a second resistor.
4. The monolithic high power radio frequency switch of Claim 3, wherein the first resistor has a resistance of at least about 1 kohm and wherein the second resistor has a resistance of at least about 1 kohm.

5. The monolithic high power radio frequency switch of Claim 4, wherein the first resistor has a resistance of about 10 kohm and wherein the second resistor has a resistance of about 10 kohm.

6. The monolithic high power radio frequency switch of Claim 1, wherein each of the first and second gallium nitride high electron mobility transistors has a gate to drain spacing $L_{GD}$ that is equal to a gate to source spacing $L_{GS}$ of the gallium nitride high electron mobility transistor.

7. The monolithic high power radio frequency switch of Claim 1, wherein each of the first and second gallium nitride high electron mobility transistors has a serpentine gate pattern.

8. The monolithic high power radio frequency switch of Claim 1, wherein the monolithic high power radio frequency switch demonstrates substantially linear transmission of over 20 watts of RF signal input power over a frequency range from 2.5GHz to 4.0 GHz.

9. The monolithic high power radio frequency switch of Claim 1, wherein the monolithic high power radio frequency switch demonstrates transmission loss of less than -0.4 dB for RF signals up to 4 GHz.

10. The monolithic high power radio frequency switch of Claim 1, wherein the monolithic high power radio frequency switch demonstrates better than -8 dB input and output mismatch error at a frequency between 2.0 GHz and 4.0 GHz.

11. The high power radio frequency switch of Claim 1, wherein the RF output pad comprises a first RF output pad, the switch further comprising:
   - a second RF output pad and a complementary control pad on the substrate; and
third and fourth gallium nitride high electron mobility transistors on the substrate, each of the third and fourth gallium nitride high electron mobility transistors including a respective source, drain and gate terminal;

wherein:

the drain terminal of the third gallium nitride high electron mobility transistor is coupled to the drain terminal of the first gallium nitride high electron mobility transistor;

the source terminal of the third gallium nitride high electron mobility transistor is coupled to the drain terminal of the fourth gallium nitride high electron mobility transistor;

the source terminal of the fourth gallium nitride high electron mobility transistor is coupled to ground;

the second RF output pad is coupled to the source terminal of the third gallium nitride high electron mobility transistor and to the drain terminal of the fourth gallium nitride high electron mobility transistor;

the control pad is coupled to the gate of the fourth gallium nitride high electron mobility transistor; and

the complementary control pad is coupled to the gate of the third gallium nitride high electron mobility transistor.

12. The monolithic high power radio frequency switch of Claim 11, wherein the second RF output pad is coupled to the source terminal of the third gallium nitride high electron mobility transistor and the drain terminal of the fourth gallium nitride high electron mobility transistor through a third spiral inductor loop.

13. The monolithic high power radio frequency switch of Claim 11, wherein the control pad is coupled to the gate of the fourth gallium nitride high electron mobility transistor through a third resistor, and wherein the complementary control pad is coupled to the gate of the third gallium nitride high electron mobility transistor through a fourth resistor.

14. The monolithic high power radio frequency switch of Claim 13, wherein the third resistor has a resistance of at least about 1 kohm and wherein the fourth resistor has a resistance of at least about 1 kohm.
15. The monolithic high power radio frequency switch of Claim 11, wherein the third resistor has a resistance of about 10 kohm and wherein the fourth resistor has a resistance of about 10 kohm.

16. The monolithic high power radio frequency switch of Claim 11, wherein each of the first, second, third and fourth gallium nitride high electron mobility transistors has a gate to drain spacing \( L_Q \) that is equal to a gate to source spacing \( L_{GS} \) of the gallium nitride high electron mobility transistor.

17. The monolithic high power radio frequency switch of Claim 11, wherein each of the first, second, third and fourth gallium nitride high electron mobility transistors has a serpentine gate pattern.

18. A high power radio frequency switch, comprising:
   first and second gallium nitride high electron mobility transistors, each of the first and second gallium nitride high electron mobility transistors including a respective source, drain and gate terminal, wherein the source terminal of the first gallium nitride high electron mobility transistor is coupled to the drain terminal of the second gallium nitride high electron mobility transistor, and the source terminal of the second gallium nitride high electron mobility transistor is coupled to ground;
   an RF input pad coupled to the drain terminal of the first second gallium nitride high electron mobility transistor;
   an RF output pad coupled to the source terminal of the first gallium nitride high electron mobility transistor and the drain terminal of the second gallium nitride high electron mobility transistor;
   a control pad coupled to the gate of the first gallium nitride high electron mobility transistor; and
   a complementary control pad coupled to the gate of the second gallium nitride high electron mobility transistor.
FIGURE 1
FIGURE 4
FIGURE 5B
FIGURE 7
**FIGURE 10A**

![Graph showing Transmission (dB) vs Frequency (MHz) with V_{CTRL} = -30 V](image-url)
INTERNATIONAL SEARCH REPORT

A. CLASSIFICATION OF SUBJECT MATTER

IPC(8) - H03F 3/04 (201 1.01)
USPC - 330/10

According to International Patent Classification (IPC) or to both national classification and IPC

B. DOCUMENTS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
IPC(8) - H03F 3/04, 3/38 (201 1.01)
USPC - 330/10, 251, 285, 296, 297

C. DOCUMENTS CONSIDERED TO BE RELEVANT

<table>
<thead>
<tr>
<th>Category*</th>
<th>Citation of document, with indication, where appropriate, of the relevant passages</th>
<th>Relevant to claim No.</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>11-17</td>
</tr>
<tr>
<td></td>
<td></td>
<td>11-17</td>
</tr>
<tr>
<td>Y Y</td>
<td>US 6,560,452 B1 (SHEALY) 06 May 2003 (06.05.2003) entire document</td>
<td>1-10</td>
</tr>
<tr>
<td>Y Y</td>
<td>US 6,064,308 A (JANNING et al) 16 May 2000 (16.05.2000) entire document</td>
<td>4, 5</td>
</tr>
<tr>
<td>Y Y</td>
<td>US 6,514,820 B1 (BOL) 01 April 2003 (01.04.2003) entire document</td>
<td>7</td>
</tr>
<tr>
<td>Y Y</td>
<td>US 7,173,548 B2 (YEN) 06 February 2007 (06.02.2007) entire document</td>
<td>10</td>
</tr>
</tbody>
</table>

Further documents are listed in the continuation of Box C.

* Special categories of cited documents:
  *A* document defining the general state of the art which is not considered to be of particular relevance
  *E* earlier application or patent but published on or after the international filing date
  *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
  *O* document referring to an oral disclosure, use, exhibition or other means
  *P* document published prior to the international filing date but later than the priority date claimed

**I** later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

**X** document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

**Y** document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

**K** document member of the same patent family

Date of the actual completion of the international search: 01 July 2011
Date of mailing of the international search report: 11 JUL 2011

Name and mailing address of the ISA/US:
Mail Stop PCT, Attn: ISA/US, Commissioner for Patents
P.O. Box 1450, Alexandria, Virginia 22313-1450
Facsimile No. 571-273-3201

Authorized officer: Blaine R. Copenhaver
PCT Mail Desk: 571-272-4300
PCT ONS: 571-272-7774

Form PCT/ISA/210 (second sheet) (July 2009)