(19) World Intellectual Property Organization

International Bureau





(43) International Publication Date 15 July 2004 (15.07.2004)

PCT

(10) International Publication Number WO 2004/059500 A1

(51) International Patent Classification⁷:

G06F 13/40

(21) International Application Number:

PCT/NO2002/000497

(22) International Filing Date:

27 December 2002 (27.12.2002)

(25) Filing Language:

English

(26) Publication Language:

English

- (71) Applicant (for all designated States except US): TELE-FONAKTIEBOLAGET LM ERICSSON (publ) [SE/SE]; S-164 83 Stockholm (SE).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): WEGO, Arild [NO/NO]; Måkeveien 4, N-3400 Lier (NO). HELLUM, Pål, Longva [NO/NO]; Engertunet 3, N-1365 Blommenholm (NO). MALVIG, Roar [NO/NO]; Hasselstien 45, N-1387 Asker (NO).
- (74) Agent: OSLO PATENTKONTOR AS; P.O. Box 7007 M, N-0306 Oslo (NO).
- (81) Designated States (national): AE, AG, AL, AM, AT (utility model), AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA,

CH, CN, CO, CR, CU, CZ (utility model), CZ, DE (utility model), DE, DK (utility model), DK, DM, DZ, EC, EE (utility model), EE, ES, FI (utility model), FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK (utility model), SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.


(84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Declarations under Rule 4.17:

— as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii)) for the following designations AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VC, VN, YU, ZA, ZM, ZW, ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent

[Continued on next page]

(54) Title: METHOD FOR REDUCING THE BUS LOAD IN A SYNCHRONOUS DATA BUS SYSTEM



(57) Abstract: The present invention is related to buffering between synchronous circuits communication via a global synchronous bus, and in particular an arrangement for reducing the busload in a TDM bus system by, in a preferred embodiment, introducing a local TEM data bus and an active buffer including a CPU controlled logic between the transceiver loads and the TDM bus. The active buffers in the TX and RX direction together provides a time delay for data travelling from a first local TDM bus out on the backplane TDM bus and back to a second local TDM of the exact duration of one TDM frame or an integer number of TDM frames.

WO 2004/059500 A1



(AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG)

— of inventorship (Rule 4.17(iv)) for US only

Published:

with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

PCT/NO2002/000497

1

METHOD FOR REDUCING THE BUS LOAD IN A SYNCHRONOUS DATA BUS SYSTEM

Field of the invention

The present invention is related to buffering between synchronous circuits communicating via a global synchronous bus in particular an arrangement for reducing the busload in a TDM bus system.

Background of the invention

Interconnecting synchronous circuits communicating on a common synchronous bus will in cases where more than one transceiver for each PCB is necessary involve the use of buffers to avoid signal degradation and ringing on the bus.

For example, the lower layer of communication networks
like the connectivity layer in a core network of a
cellular environment could be seen as a layer of
distributed resources for managing data flows. Switches
and multiplexers are some of the main components for this
purpose. In complex communication networks managing data
of different formats and varying data rates, it is of
great importance to keep signal degradation and bit errors
at a minimum.

Conventionally, the switches comprise a number of serial inputs and outputs. The data stream of one input may be directed in its entirety to a certain output line, or it may consist of a mixture of time division multiplexed data frames that are to be distributed to several outputs. The different lines may be running various interfaces e.g. E1, E2, E3 and STM-1.

The switching takes place on a TDM-bus system comprising a data bus (DATA) (usually 8 bits) and a data clock (TDM

10

25

WO 2004/059500 PCT/NO2002/000497

CLK). The time domain is divided into frames where each frame has a fixed duration (usually 125 μs), the start of each frame is indicated with a frame synchronization signal (FSYNC). The frames are divided into a fixed number of timeslots identified by local timeslot counters. In each timeslot, data may be transmitted from a transmitter to a receiver by using time division multiplexing (TDM).

Several transmitters and receivers are able to communicate with each other over the TDM bus when every local timeslot counter is synchronised to FSYNC. Figure 1 shows how the BUS transceivers typically are connected to a backplane TDM bus. EN(1..N) are timeslot enable signals enabling the timeslots out on the TDM bus.

The architecture indicated in the figure above, i.e. a

system with a large number of loads, may have problems
related to degradation of received signals. The more loads
a bus is subjected to, the more signal attenuation will
occur.

Another drawback causing signal degradation as a result of two or more transceivers on one circuit board connected to the same TDM bus connector is the increase of stub lengths. The multi connection will cause longer stub lengths from the transceiver to the TDM bus because of the physical dimensions of the transceiver IC packages. Long stub lengths may lead to poor bus terminations that in turn may cause reflections and signal attenuation to occur, both of which may increase the bit error rate and retransmission frequency and reduce the data quality.

Another way of solving the busload problem is to have a tree structure of buffers, i.e. coupling together pairs of loads by passive buffers and, in the case of more than two loads, coupling the output of the buffers by additional buffers until only one load for connecting the TDM bus remains. However, this will introduce time delays that are

not acceptable in most applications. Only delays that are multiples of whole frames are normally accepted for the total delay from the local TDM bus out on the backplane TDM bus and back on the local TDM bus.

5 Summary of the invention

It is an object of the present invention to provide an arrangement that eliminates the drawbacks described above. The features defined in the enclosed claims characterize this arrangement.

In particular, the present invention provides an 10 arrangement in a circuit switched node with a back plane (global) Time Division Multiplex (TDM) data bus transferring data frames of time slots between one or more Printed Circuit Boards (PCB), each including a number of loads transferring data in both RX and TX direction. This arrangement includes at least a local TDM data bus in each PCB to which the associated number of loads are connected, and an intermediate CPU controlled logic in each direction connecting a local TDM data bus to the global TDM data bus, which logic includes a FIFO buffer through which time slots of data from the local or global TDM data bus is being written in and read out to the local or global TDM data bus introducing a phase difference providing a total delay for any time slot travelling from a local TDM bus to the global TDM data bus and back to a local TDM data bus being equal to the duration of an integer number of data frames.

Brief description of the drawings

In order to make the invention more readily understandable, the discussion that follows refers to the accompanying drawings.

4

- Fig. 1 illustrates a typical bus connection according to the state of the art,
- Fig. 2 is an overview of the bus connection according to one embodiment of the present invention,
- Fig. 3 shows the construction of the active buffer in the RX direction according to one embodiment of the present invention,
- Fig. 4 shows the construction of the active buffer in the TX direction according to one embodiment of the present invention,
 - Fig. 5 shows the delay between the TDM bus and the local TDM bus when using a preferred embodiment of the present invention.

Description of a preferred embodiment of the present invention

The present invention provides an inventive arrangement generally solving the problems described above by introducing a local synchronous data bus (in the following referred to as a local TDM data bus) and an active buffer including a CPU controlled logic between the transceiver loads and the global synchronous data bus (in the following referred to as the global TDM data bus), as shown in Figure 2. The active buffers in the TX and RX direction together provides a time delay for data travelling from a first local synchronous data bus out on the backplane synchronous data bus and back to a second local synchronous data bus of the duration of a controllable delay, in the preferred embodiment described in the following, the exact duration of one TDM frame or an integer number of TDM frames.

10

1.5

30

In the following, a preferred embodiment of the present invention is described. However, the present invention is not limited to this exemplification. Other variations and substitution may be implemented without departing from the scope of the invention as defined in the enclosed independent claim and the associated equivalents.

According to the invention, the active buffer comprises a separate digital hardware like an ASIC or a programmable logic like FPGA, CPLD, etc., localized between the local TDM bus on the PCB board and the TDM bus in the backplane. The present invention allows a reduction of total busload on the TDM-bus, since the number of transceivers connected to the bus will be reduced from two or more to one per PCB board. The present invention also allows a reduction of the stub lengths between the TDM bus transceivers and the bus because the distance between the transceiver and the bus connector will be shorter than in the case of two or more transceivers directly connected to the connector. The buffer should include bus transceivers (i.e. bus LVDS), which are compatible with the original transceivers. They must also contain memory (RAM) to store at least one frame of data and RX and TX tables, which store information on which timeslots that are used on the individual buses.

Figure 3 and 4 shows the structures of the active buffers in the RX and TX direction, respectively. In the following, a preferred active buffer in the RX direction will be described in further detail, but an equivalent description also applies to the active buffer as shown in Figure 4, except from that the TX buffer is adapted for data flow in the opposite direction.

In addition to the data RAM, which preferably has the features of a FIFO, the active buffer includes an RX table, a "time slot counter TDM bus", a "time slot counter local bus", a write in and a read out buffer (to/from the data RAM). Data is clocked into the data RAM by the

TDM_CLK LOCAL, which is the TDM clock of the local TDM bus, and clocked out from the RAM with the TDM CLK EXTERN, which is the TDM clock of the back plane TDM bus controlled by a system master circuit. The time slot counters have FSYNC EXTERNAL, TDM CLK EXTERNAL and FSYNC LOCAL, TDM_CLK LOCAL as inputs, respectively. The time slot counters are initialised on the corresponding FSYNCs signal, using the same frequency as their corresponding TDM CLKs, and keep track of which timeslot that is present on the bus. The outputs from these counters (READ RX ADDR 10 and WRITE RX ADDR) are used to address the data RAM, i.e. READ RX ADDR points at the location in the RAM in which the time slot that possibly is to be read out on the back plane TDM bus is localised, and WRITE RX ADDR points at the location in the RAM in which the time slot that possibly is to be written in the data RAM should be localised. Further, TDM CLK EXTERN and TDM CLK LOCAL (as well as for FSYNC EXTERN and FSYNC LOCAL) should have the same frequency, but the phase difference should be adjusted to provide the preferred delay from the local TDM 20 bus to the back plane TDM bus. In fact, the difference between READ RX ADDR and WRITE RX ADDR, which in turn is controlled by the TDM CLKs and FSYNCs through the time slot counters, represents the actual delay in terms of time slots through the active buffer. TDM CLK LOCAL and 25 FSYNC LOCAL are preferably derived from TDM CLK EXTERN and FSYNC EXTERN, respectively, but it should also be possible to derive TDM CLK EXTERN and FSYNC EXTERN from TDM CLK LOCAL and FSYNC LOCAL, respectively.

The content of the RX table is centrally controlled by the CPU of the system concerned. One bit per time slot is assign to each time slot localisation in the data RAM. A "1" enables reading of the data at which READ RX ADDR currently is pointing from the read out buffer, and a "0" disables the read out buffer. Note that the data RAM locations corresponding to the back plane time slots not being used by the load connected to the local TDM bus do

not include significant data, and the associated RX table bits are "0".

As previously indicated, the phase relationship between the local and back plane TDM bus timeslots must be in such a manner that the delay from the local TDM bus to the backplane TDM bus(RX) plus the delay from the TDM bus to the local TDM bus(TX) is exactly the duration of one frame or an integer number of frames. Furthermore, the delay (d) between the busses must be an integer number timeslots. This is illustrated in Figure 5, and is made possible by 10 the controllable RAM implementation described above. The TSd indicates the phase shift in number of TS between the local and backplane bus. The number m indicates the delay for a random timeslot transmitted from the local TDM bus out on the backplane TDM bus and back on the local TDM bus 15 again.

The present invention may advantageously be implemented in telecom switches like Base Station Controllers (BSC's) Radio Node Controllers (RNC's) or any other switches of specially purposed cellular networks or generally purposed data communication networks. The invention may be utilised connecting STM-1 PCB boards to a TDM bus using only one load per STM-1 board instead of two, so that the total load on the bus could be halved.

One of the main advantages of the present invention is that the busload is reduced, leading to smaller signal attenuation across the TDM bus.

20

30

Additionally, the stub lengths may be shortened since only one instead of e.g. two transceivers is connected to each bus connector. This means improved terminations and less signal reflection and attenuation.

Furthermore, although an additional buffer step is introduced due to the intelligent feature of the buffer,

8

no combinatorial delays are introduced, only synchronous delays that are multiples of whole frames.

The present invention also provides simplified PCB routing in terms of simplified wiring and shorter stub lengths.

9

Abbreviations

PCB Printed Circuit Board

RX Receive direction (from local TDM bus to backplane TDM bus)

TX Transmit direction (from backplane TDM bus to local TDM bus)

FPGA Field Programmable Gate Array

ASIC Application Specific Integratet Circuit

TDM Time Division Multiplex

Patent claims

An arrangement for interconnection of two or more PCB's communicating with each other over a synchronous data bus, each including a number of loads transferring data in both Rx and Tx direction,

characterized

10

15

a local synchronous data bus in each PCB to which the associated number of loads are connected,

- an intermediate CPU controlled logic in each direction connecting a local synchronous data bus to the global synchronous data bus, which logic includes a FIFO buffer through which synchronous data from the local or global data bus is being written in and read out to the local or global data bus introducing a phase difference providing a total delay for any data travelling from a local synchronous bus to the global synchronous data bus and back to a local synchronous data bus being of a controllable dimension.
- Arrangement as defined in claim 1, characterized i n that the local synchronous data bus is a local TDM data bus and the global synchronous data bus is a global TDM data bus and/or a back plane TDM data bus, and said arrangement is implemented in a circuit switched node
- 25 3. Arrangement as defined in claim 1 and 2 characterized i n that the total delay is equal to an integer number of data frames.4.Arrangement as defined in claims 2 or 3,
- characterized i n that the logic further includes a first and a second time slot counter, the first counter addressing a first data location in the FIFO buffer into which, in case of RX direction, time slot data from a local TDM data bus is to be written, or out of

11

which, in case of TX direction, time slot data to a local TDM bus is to be read, the second counter addressing a second data location in the FIFO buffer into which, in case of TX direction, time slot data from the global TDM bus is to be written, or out of which, in case of RX direction, time slot data to the global TDM bus is to be read, wherein the phase difference between the first and the second time slot counter represents a preferred part of said total delay caused by the logic of the respective direction.

10

- 5. Arrangement as defined in claim 4,
 c h a r a c t e r i z e d i n that the first counter is
 incremented by a first clock (TDM_CLK LOCAL) corresponding
 to the current local TDM data bus and initialised by a


 15 first frame synchronisation signal (FSYNC LOCAL)
 indicating the start of each frame in the current local
 TDM data bus, the second counter is incremented by a
 second clock (TDM_CLK EXTERN) corresponding to the global
 TDM data bus and initialised by a second frame

 20 synchronisation signal (FSYNC EXTERN) indicating the start
 of each frame in the global TDM data bus.
 - 6. Arrangement as defined in claim 5, c h a r a c t e r i z e d i n that the first clock and frame synchronisation signal is derived from the second clock and frame synchronisation signal, adapted to provide said preferred part of said total delay caused by the logic of the respective direction.
- 7. Arrangement as defined in one of the claims 4 6, c h a r a c t e r i z e d i n that the logic further includes a table including one bit per data location in the FIFO RAM, wherein, in case of TX direction, if a first logic value (e.g. "1") is assigned to the data location addressed by the first counter, reading of the content in that data location to the certain local TDM data bus is enabled, in contrast to a second logic value (e.g. "0") in


12


which case reading is disabled, and in case of RX direction, if a first logic value (e.g. "1") is assigned to the data location addressed by the second counter, reading of the content in that data location to the global TDM data bus is enabled, in contrast to a second logic value (e.g. "0") in which case reading is disabled.

- 8. Arrangement as defined in one of the claims 4 7, c h a r a c t e r i z e d i n that the preferred part of said total delay caused by the logic of the RX direction is the duration of one frame minus the preferred part of said total delay caused by the logic of the TX direction.
- 9. Arrangement as defined in claim 8, characterized in that the preferred part of said total delay caused by the logic of the TX direction is the duration of 8 or 16 time slots.
 - 10. Arrangement as defined in one of the preceding claims,
- characterized in that the circuit switched node is a Base Station Controller (BSC) or a switch in any circuit switched enabled data or telecommunication network.




2/5






4/5







al Application No PCT/NO 02/00497

A. CLAS	SIFICATION OF S	UBJECT	MATTER
IPC 7	G06F13	/40	

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

 $\begin{array}{ll} \mbox{Minimum documentation searched (classification system followed by classification symbols)} \\ \mbox{IPC 7} & \mbox{G06F} \end{array}$

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, WPI Data, PAJ

C. DOCUM	ENTS CONSIDERED TO BE RELEVANT		
Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.	
Х	EP 0 388 574 A (IBM) 26 September 1990 (1990-09-26) abstract; figures 5,6	1-10	
X	US 5 758 131 A (TAYLOR GARY L) 26 May 1998 (1998-05-26) column 4, line 3 - line 18 abstract	1-3	
X	US 4 788 660 A (ARIZONO TAKESHI) 29 November 1988 (1988-11-29) claims 1-5	1-3	
A	US 6 249 834 B1 (HENDERSON MICHAEL G ET AL) 19 June 2001 (2001-06-19) abstract/	1-10	

X Further documents are listed in the continuation of box C.	X Patent family members are listed in annex.
 Special categories of cited documents: "A" document defining the general state of the art which is not considered to be of particular relevance "E" earlier document but published on or after the international filing date "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) "O" document referring to an oral disclosure, use, exhibition or other means "P" document published prior to the international filing date but later than the priority date claimed 	"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art. "&" document member of the same patent family
Date of the actual completion of the international search 27 May 2003	Date of mailing of the international search report 2 0. 06. 2003
Name and mailing address of the ISA European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016	Authorized officer Kristoffer Ogebjer

Internation No
PCT/NO 02/00497

	ation) DOCUMENTS CONSIDERED TO BE RELEVANT	
Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 6 119 190 A (GARNEY JOHN I) 12 September 2000 (2000-09-12) column 4, line 15 - line 36	1-10
A	US 5 216 637 A (VAILLANCOURT STEVEN) 1 June 1993 (1993-06-01) abstract	1-10
A	US 5 946 327 A (MURPHY TIM) 31 August 1999 (1999-08-31) abstract; claims 1-10	1-10
A	US 6 362 974 B1 (LETTANG FRANK JOHN) 26 March 2002 (2002-03-26) abstract	1-10
:		

ormation on patent family members

Internation Application No
PCT/NO 02/00497

	Patent document		Publication		Patent family	Publication
	ited in search report EP 0388574	A	26-09-1990	EP DE	member(s) 0388574 A1 68916231 D1	26-09-1990 21-07-1994
ĺ				DE JP JP	68916231 T2 2022684 C 2292928 A	02-02-1995 26-02-1996 04-12-1990
				JP US	7061077 B 5081622 A	28-06-1995 14-01-1992
				US US	5185737 A 5210750 A	09-02-1993 11-05-1993
	US 5758131	Α	26-05-1998	NONE		
	US 4788660	A	29-11-1988	JP DE	62066322 A 3616136 A1	25-03-1987 26-03-1987
	US 6249834	B1	19-06-2001	US US	2003009613 A1 6341322 B1	09-01-2003 22-01-2002
				US US	6163825 A 6332202 B1	19-12-2000 18-12-2001
				US US	2001020251 A1 2001052042 A1	06-09-2001 13-12-2001
				US	2002042896 A1	11-04-2002
				US US	6247898 B1 6526333 B1	19-06-2001 25-02-2003
}				US US	6073255 A 6219734 B1	06-06-2000 17-04-2001
				US	6138250 A	24-10-2000
İ				US US	6266721 B1 6282673 B1	24-07 - 2001 28-08-2001
				US US	6243838 B1 6208616 B1	05-06-2001 27-03-2001
				US US	6189109 B1 5962933 A	13-02-2001 05-10-1999
				US	6122758 A	19-09-2000
				US US	6195717 B1 6247080 B1	27-02-2001 12-06-2001
				US US	6499073 B1 6192434 B1	24-12-2002 20-02-2001
				US	6134668 A	17-10-2000
\$				US US	6249828 B1 6145098 A	19-06-2001 07-11-2000
				US US	6269412 B1 6182180 B1	31-07-2001 30-01-2001
				US	6170067 B1	02-01-2001
				US US	6338150 B1 6330690 B1	08-01-2002 11-12-2001
				US US	6202160 B1 5987554 A	13-03-2001 16-11-1999
				US	5990582 A	23-11-1999
				US US	6249885 B1 6304929 B1	19-06-2001 16-10-2001
				US US	6173346 B1 6170028 B1	09-01-2001 02-01-2001
				US	6202111 B1	13-03-2001
				US US	6324608 B1 5892928 A	27-11-2001 06-04-1999
				US US	6122746 A 6163849 A	19-09-2000 19-12-2000
L	A/210 (patent family annex) (Jul					

formation on patent family members

Interimonal Application No
PCT/NO 02/00497

	US US	6179486 B1	30-01-2001
	US US	6253334 B1 6418492 B1 6247079 B1	26-06-2001 09-07-2002 12-06-2001
12-09-2000	US	6349354 B1	19-02-2002
01-06-1993	NONE		
31-08-1999	AU WO	9228198 A 9913586 A1	29-03-1999 18-03-1999
26-03-2002	NONE		# * * * * * * * * * * * * * * * * * * *
	31-08-1999	31-08-1999 AU WO	31-08-1999 AU 9228198 A WO 9913586 A1