(19) World Intellectual Property Organization

International Bureau



(43) International Publication Date 10 August 2006 (10.08.2006)

PCT

(10) International Publication Number WO 2006/082247 A1

(51) International Patent Classification: H01L 29/786 (2006.01) H01L 21/336 (2006.01)

(21) International Application Number:

PCT/EP2006/050691

(22) International Filing Date: 6 February 2006 (06.02.2006)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data: 0501129

4 February 2005 (04.02.2005) FR

(71) Applicant (for all designated States except US): S.O.I.TEC SILICON ON INSULATOR TECH-NOLOGIES [FR/FR]; Parc Technologique des Fontaines, Chemin des Franques, F-38190 Bernin (FR).

(72) Inventors; and

- (75) Inventors/Applicants (for US only): ALLIBERT, Frédéric [FR/FR]; 1 rue Diderot, F-38000 Grenoble (FR). AKATSU, Takeshi [JP/FR]; 9, Place de l'Eglise, F-38330 Saint Nazaire Les Eymes (FR). GHYSELEN, Bruno [FR/FR]; 58, rue Georges Maeder, F-38170 Seyssinet-Pariset (FR).
- (74) Agent: TEXIER, Christian; CABINET REGIMBEAU, 20 rue de Chazelles, F-75847 PARIS CEDEX 17 (FR).

- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, LY, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SM, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, LV, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Declaration under Rule 4.17:


— of inventorship (Rule 4.17(iv))

Published:

with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: MULTI-GATE FET WITH MULTI-LAYER CHANNEL



(57) Abstract: The invention concerns a field-effect transistor with a drain, a source, a channel in electrical contact with the source and the drain, and at least one gate, so as to apply an electric field to the channel when each gate is polarised, where the channel has a multi-layer structure with at least three layers, and with at least one of the layers of the multi-layer structure having electrical properties that are substantially different from those of another layer of the multi-layer structure, characterised in that a single gate or two gates are substantially perpendicular to the reference plane of the channel defined by an interface plane between two layers of the multi-layer structure.



WO 2006/082247 1 PCT/EP2006/050691

MULTI-GATE FET WITH MULTI-LAYER CHANNEL

The invention concerns a single-gate or multiple-gate field-effect transistor (FET).

5

10

15

20

25

30

With reference to figures 1a and 1b, showing a view in longitudinal cross-section of a bulk single-gate FET and of a FETof semiconductor-on-insulator the respectively, each therefore having a source 40 and a drain 50 separated by a thickness of material with appropriate physical and electrical properties for the creation of an active channel between the source 40 and the drain 50 when the transistor is polarised, and a gate 20 located above the aforementioned thickness of material, and separated from this thickness of material by a fine layer of dielectric material so that, when the gate 20 is polarised, the electric field is applied to the thickness of material in a direction that is substantially perpendicular to the general plane of the dielectric layer 30, with the layer of dielectric material 30 thus creating a capacitance whose dielectric constant is that of the dielectric concerned (SiO_2 , for example). Here, the single-gate FET is supported by a stiffening substrate 300 which is used in particular of give mechanical strength to the assembly. In a possible alternative, as illustrated in figure 1b, a thick layer 200 of dielectric material is inserted between the stiffening substrate 300 and the single-gate FET, mainly to improve the electrical properties of the transistor, the latter then becoming a single-gate FET-on-insulator. Polarisation of the gate 20, and of the source 40 and the drain 50 will then create a zone of accumulation of the charge carriers, forming an active channel between the source 40 and the drain 50 when this polarisation is direct and is greater than a determined voltage threshold, as well as a zone of inversion of the charge carriers in the part located under the channel. The single-gate FET is then conducting.

Regarding the multi-gate FETs, these have experienced considerable success in recent years because of the many advantages that they have, in particular in relation to the

WO 2006/082247 2 PCT/EP2006/050691

single-gate FETs, such as a reduction in short-channel effects (SCE), a gradient under the steep threshold, lack of body effect, and lower or even zero doping.

These advantages are mainly brought about by the particular configuration of a multi-gate FET, which has a narrow active channel (separating the source from the drain) capable of being separated electrically from the bulk substrate.

5

10

15

20

25

30

Referring to figures 2a and 2b, respectively showing a view in longitudinal cross-section and a view in cross-section of a double-gate FET, which therefore has a source 40 and a drain 50 connected together electrically by an active channel 10, and two gates 20a and 20b located on either side of the active channel 10 (the upper gate being called the front gate 20a and the buried gate being called the back gate 20b) so as to apply an electric field to the channel 10 when they are polarised. The front gate 20a and the back gate 20b are substantially parallel to each other in order to create an approximately symmetrical electric field along the channel and perpendicular to the reference plane of the channel 10, here defined by a plane lying between the channel 10 and one of the two gates 20a and 20b. The gates 20a and 20b are each separated from the channel 10 by a layer of dielectric material 30a and 30b, thus creating a capacitance whose dielectric constant is that of the dielectric (such as SiO_2). Here, the double-gate FET is supported by a stiffening substrate 300 in particular to which is used provide mechanical strength assembly. a to the In possible alternative, as illustrated in figures 2a and 2b, a thick layer 200 of dielectric material is inserted between the substrate 300 and the double-gate FET, stiffening in particular to improve the electrical properties of transistor, the latter then becoming a double-gate FET-oninsulator.

35 The application of two voltages, identical or not, V_G and $V_{G'}$, to each of the two gates 20a and 20b (according to a first configuration), or the application of a voltage, V_G , to the

WO 2006/082247 3 PCT/EP2006/050691

front gate 20a and a connection to earth of the back gate 20b (in a second configuration) will then create at least one charge carrier accumulation zone or charge carrier inversion zone in the channel 10. From a threshold voltage, $V_{\rm S}$, applied to the gates 20a and 20b, a current will be able to flow between the source 40 and the drain 50 by means of the channel 10, the double-gate FET then being conducting.

5

10

15

20

25

30

35

Figures 3a to 3f illustrate different designs of multigate FET, which are familiar from previous designs. Note that, in order to simplify the explanation, these figures show only the channel 10, the source 40, the drain 50 and the gates. The arrow appearing in each of the different figures represents the direction of the current in the channel 10 (when $V_G > V_S$). Here, the support substrate is assumed to be located under the FETs shown.

Figure 3a shows a double-gate planar FET whose gates 20a and 20b lie in parallel and on either side of the planes in which the current is flowing in the channel 10, with the FET here lying along its support substrate.

Figures 3b and 3c illustrate the double-gate FETs, in which the gates 20a and 20b lie in parallel and on either side of the flow planes of the current, with the FET of figure 3b extending in length in a direction that is substantially parallel to the surface of the support substrate, and the FET of figure 3c extending in length in a direction approximately perpendicular to the surface of the support substrate.

Figure 3d represents a four-gate FET 20a, 20b, 20c, 20d, with the latter completely surrounding at least one part of the channel 10 along its length. This FET is also known as the GAA-FET (Gate-All-Around FET).

Figure 3e represents a four-gate GAA-FET 20a, 20b, 20c and 20d, with the latter completely surrounding at least one part of the channel 10, and with the FET here being placed more vertically in relation to the substrate than the FET of figure 3d.

Figure 3f represents a FET called the Fin-FET, with three gates, the latter surrounding at least one part of the channel

WO 2006/082247 4 PCT/EP2006/050691

10, two gates 20a and 20b extending in current flow planes as well as along the length of the channel 10.

Compared to single-gate FETs, the multi-gate FETs can attain transconductances that are twice as high, thanks to the particular properties of a narrow channel 10 surrounded by at least two gates,.

However, despite the performance of a single-gate or multi-gate FET, it would be desirable to also increase the current within the channel 10.

10 To this end, one could increase the section of the channel 10.

However, with an excessively high thickness of the channel 10, the conventional gate or gates (as shown, for example, in figures 1a and 3a to 3f) would not apply a sufficient field to cause an accumulation of all the charges in the channel 10. It is then not possible to take advantage of all of the mobile charges that may exist in such a thick channel 10.

15

20

35

Another tested solution, is to have different structures of channel 10 such as a channel 10 in elastically stressed Si (thus having a substantially greater charge mobility in relation to elastically relaxed silicon) or stressed Si structures in SiGe, or a stressed SiGe structure in relaxed Si.

However, these few channel structure proposals 10 can be implemented only at very thin channel thicknesses, because the layers of stressed material must not exceed a critical thickness beyond which the stresses lose their essentially elastic character. The magnitude of the current therefore remains very limited.

A first objective of the invention is to increase the mobility of the charges in the channel of a single-gate or multi-gate FET in relation previous designs.

A second objective of the invention is to meet the first objective by proposing, in particular, a thicker channel used in an optimal manner by virtue of a particular design of the gates.

WO 2006/082247 5 PCT/EP2006/050691

This present invention tends toward meeting these objectives by proposing, according to a first aspect, a first field-effect transistor with a drain, a source, a channel in electrical contact with the source and the drain, and a single gate, so as to apply an electric field to the channel when the gate is polarised, where the channel has a multi-layer structure with at least three layers, and with at least one of the layers of the multi-layer structure having electrical properties that are substantially different from those of another layer of the multi-layer structure, characterised in that the single gate is substantially perpendicular to the reference plane of the channel defined by an interface plane between two layers of the multi-layer structure.

5

10

15

20

25

According to a second aspect, the invention proposes a second field-effect transistor with a drain, a source, a channel in electrical contact with the source and the drain, and at least two gates, so as to apply an electric field to the channel when each gate is polarised, where the channel has a multi-layer structure with at least three layers, and with at least one of the layers of the multi-layer structure having electrical properties that are substantially different from those of another layer of the multi-layer structure, characterised in that two gates are substantially perpendicular to the reference plane of the channel defined by an interface plane between two layers of the multi-layer structure.

Other particular characteristics of the second fieldeffect transistor according to the invention are as follows:

- the transistor has at least two gates, located on 30 either side of the channel;
 - the transistor also has a third gate extending in a plane that is substantially perpendicular to the other two gates;
- the transistor has four gates completely surrounding at least one part of the channel;

WO 2006/082247 6 PCT/EP2006/050691

In general, other characteristics of the said first or second field-effect transistor according to the invention are as follows:

- the multi-layer structure has at least two elastically stresses layers, each having a thickness that is less than the critical thickness, beyond which the stress would no longer be essentially elastic;
- the sum of the thicknesses of the stressed layers in the channel is greater than the critical thickness;
- the channel also has an intermediate layer with two stressed layers, capable of maintaining the elastic stresses in the two stressed layers;
 - the stressed layers are in silicon;

5

15

20

25

30

- the intermediate layer is in $Si_{1-x}Ge_x$, with $x \in [0;1]$;
- the stressed layers are in $Si_{1-x}Ge_x$, with $x \in [0;1]$;
- the intermediate layer is in Si1-yGey, with $y \in [0;1]$ and with $y\neq x$;
- at least one layer of the channel is doped so as to influence the passage of charge carriers in some layers rather than in others in the channel when the gates are polarised and when the source and the drain have voltage applied.

Other aspects, objectives and advantages of this present invention will appear more clearly on reading the following detailed description in which the devices and processes according to the invention are presented, given by way of non-limited examples and with reference to the appended drawings in which:

Figures 1a and 1b diagrammatically show, respectively, a view in longitudinal cross-section of a single-gate bulk FET and of a single-gate FET-on-insulator.

Figure 2a and figure 2b diagrammatically show, respectively, a view in longitudinal and in transversal cross-sections of a double-gate FET.

Figures 3a to 3f diagrammatically show different designs of multi-gate FET.

Figures 4a, 4b and 4c show single-gate FETs according to the invention, respectively in a perspective view by

WO 2006/082247 7 PCT/EP2006/050691

transparency, a view in cross section to the channel with a first channel configuration, and a view in cross section to the channel with a second channel configuration.

Figures 5a, 5b and 5c show double-gate FETs according to the invention, respectively in a view in perspective by transparency, a view in cross section to the channel with a first channel configuration, and a view in cross section to the channel with a second channel configuration.

5

10

15

25

30

35

Figures 6a, 6b and 6c show a Fin-FET according to the invention, respectively in a view in perspective by transparency, a view in cross section to the channel with a first channel configuration, and a view in cross section to the channel with a second channel configuration.

Figure 7 shows a view in cross section of a GAA-FET according to the invention.

Figure 8 shows a view in section, representing one stage in the creation of a multi-layer channel according to the invention, in accordance with a first method of implementation.

20 Figure 9 shows a view in cross section of a FET representing a stage in the creation of a multi-layer channel according to the invention, in accordance with a second method of implementation.

Figures 10a to 10e illustrate different stages in the creation of a FET according to the invention, with figures 10a to 10c being views in cross section of the FET according to the associated stages, and figures 10d and 10e being views in perspective of FET according to the associated stages.

Figures 4a, 4b, 4c, 5a, 5b, 5c, 6a, 6b, 6c and 7, are examples of single-gate and multi-gate FETs according to the invention.

These FETs therefore each have a drain 40, a source 50, located respectively at the extremity of the channel 10 so as to be in electrical contact with the latter, and at least one gate (20, 20a, 20b, 20c and/or 20d). The channel 10 is separated from each gate by a dielectric layer (30, 30a or 30b) composed of a dielectric material.

WO 2006/082247 8 PCT/EP2006/050691

The source 40, drain 50, channel 10 and gate(s) have a geometry, are dimensioned, and are designed so as to satisfy the technical specifications required by in the specification schedule of the transistor (electrical and thermal properties, current density, threshold voltage V_s , etc.).

5

15

20

25

30

35

In this regard, reference can be made to the document entitled "Beyond the conventional transistor" by H.-S. P. Wong (IBM Journal of Research & Development, Vol. 46 No.2/3, of March/May 2002).

10 It is preferable that the channel 10 should be mainly in a material or materials chosen from among the semiconductor class of materials.

The channel 10 has a multi-layer structure with at least three layers, with at least one of the layers of the multi-layer structure having electrical properties that are substantially different from those of another layer of the multi-layer structure.

For illustration, referring to figures 4a, 4b, 4c, 5a, 5b, 5c, 6a, 6b, 6c, 7, the channel 10 is formed from a 6-layer structure referenced as 11a-12a-11b-12b-11c-12c respectively. Here, we have to deal with an alternation of layers of a first type (layers whose references include the number 11), and layers of a second type (layers whose references include the number 12). The first type of layer has the electrical properties that are substantially different from those of the second type of layer.

The differences of electrical properties can be obtained, for example, by at least one of the following means, taken alone or in combination: different doping from one layer to the next, different materials chosen from one layer to the next, an intrinsic structural difference from one layer to the next, different internal elastic stresses from one layer to the next, differences of crystallographic orientation from one layer to the next, different default crystalline concentrations from one layer to the next, or different impurities from one layer to the next.

WO 2006/082247 9 PCT/EP2006/050691

In this way, according to one of the aforementioned scenarios, it is possible to have layers 11a - 11b - 11c in an elastically relaxed material, and layers 12a - 12b - 12c in an elastically stressed material.

For example, it is thus possible to choose to create layers 11a - 11b - 11c in relaxed $Si_{1-x}Ge_x$ ($x \in [0;1]$) and layers 12a - 12b - 12c in elastically stressed $Si_{1-y}Ge_y$ ($y \in [0;1]$ and $y \neq x$).

5

15

20

25

30

35

More particularly, it is possible, for example, to choose 10 to create layers 11a-11b-11c in relaxed $Si_{1-x}Ge_x$ (x \in]0;1]) and layers 12a-12b-12c in elastically stressed Si.

In a particular configuration, the relaxed layers 11a - 11b - 11c have a thickness that is sufficient to maintain the elastic stresses in the stressed layers 12a - 12b - 12c, that is to impose upon them a mesh parameter, and therefore to at least have the function of stabilising the elastic stresses. The level of elastic stresses in layers 12a - 12b - 12c is therefore dependent on the material chosen to constitute layers 11a - 11b - 11c.

Furthermore, an elastically stressed layer can preserve its stress only if its thickness remains less than a specified critical thickness (beyond which the layer is no longer essentially elastically stressed). Now this critical thickness reduces when the level of elastic stresses increases. However, as has been seen in the preceding paragraph, this elastic stress is dependent upon the material chosen to be stressed.

Thus, returning to the example of layers 11a - 11b - 11c in relaxed $Si_{1-x}Ge_x$ and of layers 12a - 12b - 12c in stressed $Si_{1-y}Ge_y$, the greater |y-x| (i.e. the greater the difference of concentration in Ge between the layers is), then the more the critical thickness of each of layers 12a - 12b - 12c will reduce. Reference can be made, for example, to the document entitled "High-mobility Si and Ge structures" by Friedrich Schäffler ("Semiconductor Science Technology" 12 (1997) 1515-1549) to ascertain the critical thicknesses in such cases.

WO 2006/082247 10 PCT/EP2006/050691

One advantage of such a multi-layer structure is to increase the total thickness of stressed material in the channel 10, in relation to a channel 10 including only one stressed layer.

5

10

15

20

25

30

35

In one preferred case, the sum of the thicknesses of the different stressed layers (12a - 12b - 12c) is greater than the critical thickness of each of these stressed layers. This multi-layer structure thus enables us to obtain a channel 10 with a total thickness of stressed material that is greater than the critical thickness of each of the stressed layers.

This configuration can be very profitable in improving the performance of the FET concerned, in the case where the presence of stress in the channel 10 tends to improve the electrical properties of the latter.

This is the case in particular when stressed layers 12a-12b-12c are in Si or $Si_{1-y}Ge_y$, since the Si elastically stressed in tension has more mobile charges than those of the elastically relaxed Si (the forbidden band being smaller in fact). In relation to a channel 10 that has the same quantity of Si but relaxed, the channel 10 according to the invention therefore has a greater electrical yield (i.e. for a FET with the same configuration and voltages, V_G , of the same value, the current will be greater). And the fact that a FET according to the invention enables one to exceed the critical thickness of the Stressed Si by virtue of its multi-layer structure, therefore removes the limits usually encountered with Stressed Si, imposed by the critical thickness.

In operation, it is possible to confine the flow of the current in the stressed Si, since it is then possible to contain the current in layers close to the gates (in order to achieve a greater effect from the electric field applied by the latter).

In operation, and alternatively, it is possible to select the materials of the different layers so as to force the flow of a type of carrier (hole or electron) into one layer, and that of the other type of carrier into another layer, so as to obtain a similar mobility for the two types of carrier. WO 2006/082247 11 PCT/EP2006/050691

For example, it is possible to choose to cause the electrons to flow in layers 12a - 12b - 12c of stressed Si, and holes in layers 11a - 11b - 11c of relaxed $Si_{1-x}Ge_x$.

Such a multi-layer structure can be created with approximate alternation of relaxed and stressed layers.

5

10

15

20

25

30

35

Such a multi-layer structure can be created with varying thicknesses of stressed layers (in particular by manipulating the concentrations (x) of Ge in the adjacent layers in order to modify the critical thickness).

Conventional gate designs (as illustrated in figures 3a to 3e) are therefore not necessarily applicable to a multigate FET according to the invention.

Figures 4a and 5a provide a view in perspective of the single and double-gate FETs respectively, in isolation from their substrates, each including a source 40, a drain 50, a channel 10, a gate 20 or gates 20a-20b and a dielectric 30 or dielectrics 30a-30b.

Figures 4b-4c and 5b-5c, provide views in cross section at the channel 10 of different configurations of single and double gate FETs respectively. The FET can be directly in contact with the bulk substrate that supports it in the case of a single-gate FET (not shown), or the FET can be separated electrically from the bulk substrate that supports it by a thick layer of dielectric material in the case of a double-gate FET (not shown).

Referring to figures 4b and 5b, a first configuration of FET according to the invention is illustrated there. This first configuration consists of having the gate 20 of a single-gate FET (referring to figure 4a) or the two gates 20a-20b of a double-gate FET (referring to figure 5a) lying parallel to the reference plane 400 of the channel 10, the reference plane 400 being defined by an interface plane between two layers of the channel 10.

Referring to figures 4c and 5c, a second configuration of the FET according to the invention is illustrated there. This second configuration consists of having the gate 20 of a single-gate FET (referring to figure 4c) or the two gates 20aWO 2006/082247 12 PCT/EP2006/050691

20b of a double-gate FET (referring to figure 5c) lying perpendicular to the reference plane of the channel 10.

In the case of a double-gate FET with the second configuration (see figure 5c), it is possible to arrange that the distance separating the two gates 20a and 20b (as well as the width of the channel 10) should be reduced so that the core of the channel 10 can sense the electric field (applied by the polarised gates) to an extent that is sufficient for electrical charges to be created there. It is thus possible, for example, to obtain a distance between the two gates 20a and 20b of about 15 nm.

5

10

15

20

25

30

35

In particular, it is possible to reduce this distance sufficiently to work in volumic inversion. It is thus possible, for example, to obtain an inter-gate distance 20a-20b of about 10 nm.

Referring to figures 6a and 6b, a third configuration of the FET according to the invention is illustrated there. This FET is of the triple-gate type (and is also called a Fin-FET), a third gate 20c being added perpendicular to the two gates 20a and 20b of the double-gate FET according to the second configuration (referring to figure 5c). So here we have two gates 20a and 20b lying perpendicular to the reference plane 400 of the channel 10 and one gate 20c lying parallel to the reference plane 400 of the channel 10. When this third gate 20c is joined to the two first gates 20a and 20b, we then get a U-shaped gate unit 20 extending over a certain length of the channel 10.

Referring to figure 6c, a fourth configuration of the FET according to the invention is illustrated there. This FET is of the triple-gate type (and is also called a Fin-FET), a third gate 20c being added perpendicular to the two gates 20a and 20b of the double-gate FET according to the first configuration (referring to figures 5a and 5b). So here we have two gates 20a and 20b lying parallel to the reference plane 400 of the channel 10 and one gate 20c lying perpendicular to the reference plane 400 of the channel 10. When this third gate 20c is joined to the first two gates 20a

WO 2006/082247 13 PCT/EP2006/050691

and 20b, we then get a U-shaped gate unit 20 lying over a certain length of the channel 10.

Referring to figure 7, a fifth configuration of the FET according to the invention is illustrated there. This FET is of the four-gate type (and is also called a GAA-FET). These four gates 20a, 20b, 20c and 20d entirely surround at least one part of the channel 10, so as to form a unit 20 of substantially rectangular section extending over a certain length of the channel 10. This gate unit 20 is separated from the channel 10 by a dielectric layer 30.

5

10

15

20

25

30

35

Referring to figures 4a, 4b, 4c, 5a, 5b, 5c, 6a, 6b, 6c, and 7, the material chosen for the gate or gates 20, 20a, 20b, 20c, and/or 20d can be polysilicon, or a metal alloy (such as an alloy containing Ti, Ni, or TiN) or even a conducting material, having a work function matched to the channel 10 according to the invention.

The gate or gates can lie along the whole length of the channel 10 or on one part only of its length, as well as over the full width of the channel 10 or only a part of this width.

dielectric layer 30 or 30a-30b, composed of dielectric material, is located between the channel 10 and the gate or gates. The dielectric material chosen can, example, be SiO_2 , Si_3N_4 , or $Si_xO_yN_z$. The dielectric material can also be chosen so as to obtain a high dielectric constant, such as a metallic oxide like Ta_2O_5 , TiO_2 , ZrO_2 , HfO_2 , Y_2O_3 , La_2O_3 , Al_2O_3 or Gd_2O_3 and their silicates. It is thus possible increase the capacitance in relation to the conventional dielectrics for a given thickness of dielectric layer 30 (which, allows the short-channel effect to controlled and a high current to be achieved successfully by keeping a large number of induced charges in the channel 10 when V_G falls). It is also possible to reduce the thickness of the dielectric layer 30 in relation to more conventional dielectric layers, and thus to reduce the dimensions of the FET. The thickness of the dielectric must nevertheless remain greater than a limit thickness beyond which tunnel currents appear, damaging the creation of the FET (for example, a WO 2006/082247 14 PCT/EP2006/050691

dielectric layer 30 in SiO_2 has a typical limit thickness of about 0.8 nm).

The source 40 and the drain 50 can, for example, be in metallic silicide or in silicon, and furthermore can be doped substantially according to the envisaged application. An appropriate doping will be arranged so as to create electric barriers of varying magnitude between the channel 10 on the one hand and source 40 and drain 50 on the other, and so to obtain a threshold voltage, V_{S} , of greater or lesser magnitude respectively.

5

10

15

20

25

30

35

In addition to the different elements of the FET according to the invention (channel, gate(s), dielectric, source, and drain), a stiffening substrate 300 is advantageously included to support these elements, as shown in figures 4b, 4c, 5b or 5c, for example.

According to a first configuration, the FET has been bonded to this stiffening substrate 300, the FET having been manufactured separately from the stiffening substrate 300 (which here is then a receiving substrate for the FET). Optionally, the FET is joined to the stiffening substrate 300 by means of a thick layer of dielectric material, such as SiO_2 , $\mathrm{Si}_3\mathrm{N}_4$, or $\mathrm{Si}_x\mathrm{O}_y\mathrm{N}_z$ (which has possibly acted as the bonding layer) thus separating it, at least electrically, from the stiffening substrate 300, and then constituting a FET-oninsulator.

According to a second configuration, the FET is joined to the stiffening substrate 300 at the level of the channel 10 (meaning that no gate is interposed between the channel 10 and the stiffening substrate 300), and the stiffening substrate 300 has also been used as a crystalline growth substrate for the formation of one or more layers of the channel 10, and/or the source 40, and/or the drain 50. It has been possible to achieve this crystalline growth selectively so as to be able to effect the growth of the different layers of the channel 10 simultaneously. We then get a channel 10 with a reference plane 400 that is substantially perpendicular to the plane of the stiffening substrate 300. It is thus possible, for

WO 2006/082247 15 PCT/EP2006/050691

example, to create a FET according to figure 4c or 6c. In a variant, this crystalline growth is executed layer after layer. We then get a channel 10 with a reference plane 400 that is substantially parallel to the plane of the stiffening substrate 300. It is thus possible, for example, to create a FET according to figure 4b or 6b.

5

10

15

25

30

35

The creation of a FET according to the invention includes the formation of the channel 10, at least one gate, a dielectric layer between the channel 10 and each gate, a source 40 and a drain 50 respectively at one end of the channel 10.

Formation of the channel includes the formation of a multi-layer structure, that can be dimensioned to form the channel, with the successive layers of the multi-layer structure having layers of material chosen from among the semiconductor class of materials.

The layers of the channel 10 are epitaxied from at least one initial crystalline substrate.

This crystalline substrate can be a bulk substrate, such 20 as Si or Ge.

This crystalline substrate can be a pseudo-substrate composed of a support substrate (typically bulk) and a buffer structure created by epitaxy on the support substrate. Such a buffer structure is conventionally formed from a single thick layer, or from a metamorphic structure (that is a structure with several successive layers so as to obtain its mesh parameter evolving gradually in thickness from the mesh parameter of the support substrate). A buffer structure can therefore particularly have as its function to match mesh parameters, and to confine defects so as to present a good crystallographic structure at the surface, with few or no defects. Thus, for example, it is possible to create a channel 10 that includes layers of stressed Si and SiGe, from a pseudo-substrate that includes a buffer structure in SiGe, with a concentration of Ge gradually increasing in thickness, epitaxied onto a support substrate in bulk Si.

WO 2006/082247 16 PCT/EP2006/050691

According to a first method of implementation of a channel 10 according to the invention, and referring to figure 8, we create successive crystalline growths of layers 11a, 12a, 11b, 12b, 11c, 12c of the multi-layer structure 10 from the crystalline substrate 600. To this end, we can employ epitaxy techniques by deposition in the vapour phase (also called CVD techniques), such as PECVD, MOCVD, LPCVD, and so on. The thicknesses and possibly the levels of doping will have to be controlled in particular, so as to arrive at the desired electrical properties.

5

10

15

20

25

30

35

According to a second method of implementation of a channel 10 according to the invention, (not shown), at least one crystalline growth of a layer is carried out from a crystalline substrate, this layer being intended to constitute one of the layers of the future multi-layer structure of the channel 10, with the epitaxy techniques that can be used for this purpose being substantially identical to those used for the first method of implementation. Bonding of this layer with a receiving substrate, and then later removal of the crystalline substrate then follow. Advantageously, the bonding is carried out by means of at least one bonding layer in the form of a dielectric material (SiO_2 , Si_3N_4 , $Si_xO_yN_z$ or other) formed on at least one of the two surfaces to be bonded.

Removal of the crystalline substrate here only has the objective of detaching the thin layer epitaxied initially. It is thus possible to effect the transfer of a layer such as stressed Si or SiGe, in a manner that is identical to that described in document WO 04/006326, including the implantation of atomic species prior to the bonding below of the layer to be removed, then creating a fragility zone, a detachment after bonding at the level of this fragility zone, and then a final stage of selective etching of the part remaining above the thin epitaxied layer transferred.

To create the multi-layer structure of the channel 10, we then successively execute a multiplicity of these slices of thin layers, alternating with the formation of a layer of dielectric material (such as SiO_2 , Si_3N_4 , or $Si_xO_vN_z$) so as to

WO 2006/082247 17 PCT/EP2006/050691

finally form a multi-layer structure 10 that has alternating layers 11a, 11b, 11c of sliced semiconductor material and layers 12a, 12b and 12c of formed dielectric material.

The slices can be taken from separate crystalline substrates or from a single crystalline substrate, recycled after each slice so as to be able to supply a new layer for a fresh slice.

5

10

15

20

25

30

35

It is possible to form these layers of dielectric material 12a, 12b, 12c by deposition or by nitriding or oxidation methods for example (according to the dielectric chosen).

After each slice and/or formation of the dielectric layer, it is possible to employ further surface finishing stages, such as polishing, chemical etching or sacrificial oxidation.

Once the multi-layer structure 10 has been formed, selective etching can be performed if required, in order to achieve the desired dimensions of the channel.

According to a third method of implementation of a channel 10 according to the invention, and referring to figure 9, we employ selective crystalline growths of layers 11a, 12a, 11b, 12b, 11c, 12c from a crystalline substrate 600 for the creation of a multi-layer structure 10, with the height of the layers determining the length or the width of the future channel. To this end, we can employ epitaxy techniques by deposition in the vapour phase (also called CVD techniques), such as PECVD, MOCVD, LPCVD, etc. The thicknesses in particular will have to be controlled so as to achieve the desired electrical properties.

In contrast to the multi-layer structure 10 obtained by the first or second method of implementation, here the geometry is entirely determined from the epitaxy (and does not necessarily require any later selective etching). Moreover, here the multi-layer structure is rotated by 90° in relation to the crystalline substrate, in comparison with the multi-layer structure 10 obtained by the first or the second method of implementation.

WO 2006/082247 18 PCT/EP2006/050691

Whatever the method of implementation of the multi-layer structure chosen, it is possible, where necessary, to employ one or more stages of layer doping, so as to dope the layers of the channel 10 in a selective manner (that is some layers rather than others, by adapting the implantation energy) or in a non-selective manner, so as to attain certain electrical properties.

5

10

15

20

25

30

35

The doping can possibly take place during the formation of the layers.

Referring to figure 10a, the process includes an optional stage of gate formation 20a in an electrically conducting material and of a layer of dielectric material 30a located between the gate 20a and the multi-layer structure 10. These two layers can be formed initially by deposition for example.

The thickness and the material of the dielectric are chosen to satisfy the electrical conditions set out in the specification schedule (value of the capacitance, minimum thickness from which tunnel currents occur, etc.).

If the dielectric is SiO_2 , a deposition of particles of SiO_2 or a thermal surface oxidation of the Si can be employed.

Otherwise, the following techniques can spraying, sol-gel processes, PVD ("physical vapor MOCVD deposition"), ("metal organic chemical vapor deposition"), or atomic layer deposition (ALD).

The gate 20a can be created in polysilicon or in a metal (alloy, aluminium, or other), or in another material that is an adequate electrical conductor for the FET concerned.

The chosen techniques can include spraying, CVD or other.

Techniques for etching (after masking) of the dielectric layer 30a and of the gate 20a can then be employed as appropriate so as to fashion the latter according to a particular topography, in order to finally achieve a gate 20a of a particular length and width, especially in relation to the width and length of the multi-layer structure 10. The multi-layer structure 10 can also be etched so as to obtain a multi-layer structure 10 of specified length and width, to

WO 2006/082247 19 PCT/EP2006/050691

suit the desired dimensions of the channel to be formed, for example.

If we then form a source 40 and a drain 50, each at one end of this multi-layer structure 10, then we get a single-gate FET transistor, where the multi-layer structure 10 forms the channel.

5

10

15

20

25

35

Referring to figure 10c, a further stage is included as an option, following on from creation of the multi-layer structure 10 according to one of the three previous methods, stage consisting of bonding the multi-layer structure 10 to a receiving substrate 300, followed by removal of the crystalline substrate 600 and possibly of part of the multi-layer structure 10. Removal of the crystalline substrate 600 can be carried out by the following processes, either alone or in combination: one or more suitable etching processes via the back of the substrate (the "etch-back" process), with mechanical and optionally chemical polishing, lapping, sacrificial oxidation, the Smart-Cut® procedure, etc. Bonding can be carried out by means of a bonding layer 200 made of a dielectric material, such as SiO_2 , with a thickness that is sufficient to electrically isolate the receiving substrate 300 from the FET. It is thus possible to obtain a FET-on-insulator structure that is capable of improving performance. Suitable thermal treatments are then applied so as to join the whole together for the purpose of bonding. For the bonding process, reference can be made to "Semiconductor Wafer Bonding Science and Technology" (Q-Y. Tong and U. Gösele, a Wiley Interscience publication, Johnson Wiley & Sons, Inc.).

In the case where a gate 20a has been formed on the multi-layer structure 10 (as shown in figure 10a) or on the receiving substrate 300 (by the formation of a gate 20a and then of a dielectric layer 30a), we then get the structure shown in figure 10b, with a buried gate 20a.

As an alternative to the stages represented in figures 10a and 10b, it is possible to create not the two layers 30a and 20a on the donor substrate 600 (as shown in figure 10a),

WO 2006/082247 20 PCT/EP2006/050691

but the dielectric layer 30a on the donor substrate 600 and the gate 20a on the receiving substrate 300, before bonding these two assemblies at the level of the gate 20a to dielectric 30a interface in order to create the structure of figure 10b. Removal of the crystalline substrate 600 then allows us to arrive at the structure shown in figure 10c.

5

10

15

20

25

30

35

Referring to figure 10d, the process also has an optional stage for the formation of a layer of dielectric material 30b, and then of a gate layer 20b in electrically conducting material. These two layers 30b and 20b can, for example, be formed initially by deposition.

Referring to figure 10e, the channel 10, the gate 20b and the dielectric layer 30b can be fashioned by selective etching processes, to finally obtain to the wanted dimensions of the channel 10 (i.e. the multi-layer structure 10 thus created) and the gate 20b.

A narrow channel width 10 is recommended if one then wants to create gates alongside these layers (so that the voltage applied by the gates is able to reach the centre of the channel 10). It is thus possible, for example, to choose a channel width 10 of about 10 or 20 nm.

The formation of a source 40 and a drain 50 can be carried out later or following on from the formation of the channel 10 or the gates. It can include one or more stages of crystalline growths, and of the implantation stages (adapted for the creation of a specified electric barrier with the channel 10). This can be achieved using a siliconizing process, for example.

In the case where a first buried gate 20a has been created between the receiving substrate 300 and the channel 10, we then get a double-gate FET such as that shown in figure 10e.

Otherwise, we then get a single-gate FET-on-insulator, with the insulator being composed here of the dielectric layer 200 (not shown).

Referring to figure 10e, each gate 20a, 20b is formed in a plane that is substantially perpendicular to the reference

WO 2006/082247 21 PCT/EP2006/050691

plane 400 of the channel 10, since the channel 10 is composed here of "vertical" layers, namely layers perpendicular to the plane of deposition of the gates. We achieve this result typically with a multi-layer structure created according to the said third method of implementation (shown in figure 9).

5

10

15

20

25

30

35

In a variant, each gate 20a, 20b is formed in a plan that is substantially parallel to the reference plane of the channel 10, since the channel 10 is composed here of "horizontal" layers, namely parallel to the plane of deposition of the gates. We typically achieve this result with a multi-layer structure created according to the said first method of implementation (shown in figure 8 or the said second method of implementation).

Optionally, a third gate 20c is formed, perpendicular to the extremity of the two gates 20a and 20b, in order to form a Fin-FET (see figures 6a, 6b and 6c).

In a variant and optionally, a third gate 20c and a fourth gate 20d are formed, each respectively perpendicular to an extremity of the two gates 20a and 20b in order to former a GAA-FET (see figure 6a, 6b and 6c).

In a variant, and in the case of manufacture of a Fin-FET (shown in figures 6a, 6b or 6c), the gates 20a, 20b, 20c can be formed separately from the remainder of the transistor, and then assembled on the remainder of the transistor, by a bonding process for example. The bonding can then be performed by means of a bonding layer which then forms the dielectric layer 30 of the Fin-FET.

In a variant, and in the case of manufacture of a GAA-FET (shown in figure 7), it is possible to create the gate unit 20 firstly by etching of a traversing tunnel in the dielectric layer 200, meaning an etching process carried out under the already formed channel 10, and then by means of a conventional metallic deposition to be executed both in the tunnel and on the channel. In this context, reference can be made to the document entitled "Silicon-On-Insulator Gate-All-Around Device" by J.P. Colinge et al. (IEDM'90 Tech. Digest, p.595, 1990) for more details.

WO 2006/082247 22 PCT/EP2006/050691

Optionally, creation of the FET also includes a stage of bonding the transistor or a transistor part already created to a stiffening substrate by means of a layer of dielectric material with a thickness that is sufficient to protect the transistor from the effects of the bonding process, as well as to isolate the transistor electrically from the stiffening substrate. We thus get a FET-On-insulator.

5

10

15

20

Naturally, these implementation techniques include all other conventional stages for the creation of components (photolithography, etc.) necessary to obtain the desired component.

Other constituents can be added to the layers of semiconductor materials of the channel 10, such as carbon with a concentration of carbon in the layer concerned that is substantially equal to or less than 50%, or more particularly with a concentration that is less than or equal to 5%.

Finally, this present invention is not limited to a channel 10 in the IV or IV-IV materials described above, but also extends to other types of materials belonging to atomic families II, III, IV, V or VI and to alloys belonging to atomic families IV-IV, III-V, and II-VI. Furthermore, the channel 10 can include intermediate layers of non-conducting or non-semiconductor materials, such as dielectrics.

It should also be said that in the case of alloy 25 materials, the alloys chosen can be binary, ternary, quaternary or of higher degree.

WO 2006/082247 23 PCT/EP2006/050691

CLAIMS

A field-effect transistor with a drain, a source, a channel in electrical contact with the source and the drain, and a single gate, so as to apply an electric field to the channel when the gate is polarised, where the channel has a multi-layer structure with at least three layers, and with at least one of the layers of the multi-layer structure having electrical properties that are substantially different from another layer of the multi-layer those of characterised in that the single gate is substantially perpendicular to the reference plane of the channel defined by an interface plane between two layers of the multi-layer structure.

15

20

25

30

10

5

- 2. A field-effect transistor with a drain, a source, a channel in electrical contact with the source and the drain, and at least two gates, so as to apply an electric field to the channel when each gate is polarised, where the channel has a multi-layer structure with at least three layers, and with at least one of the layers of the multi-layer structure having electrical properties that are substantially different from of another layer of the multi-layer structure, characterised in that two gates substantially perpendicular to the reference plane of the channel defined by an interface plane between two layers of the multi-layer structure.
- 3. A field-effect transistor according to claim 2, characterised in that it also has a third gate lying in a plane that is substantially perpendicular to the other two gates.
- 4. A field-effect transistor according to claim 2, characterised in that it has four gates completely surrounding 35 at least one part of the channel.

WO 2006/082247 24 PCT/EP2006/050691

- 5. A field-effect transistor according to one of the preceding claims, characterised in that the multi-layer structure has at least two elastically stressed layers, each having a thickness that is less than the critical thickness beyond which the stress would no longer be essentially elastic.
- A field-effect transistor according to the preceding claim, characterised in that the sum of the thicknesses of the stressed layers of the channel is greater than the critical thickness.

5


20

- 7. A field-effect transistor according to claim 5, characterised in that the channel also has an intermediate layer with two stressed layers, capable of maintaining the elastic stresses in the two stressed layers.
 - 8. A field-effect transistor according to claim 5, characterised in that the stressed layers are in silicon.
 - 9. A field-effect transistor according to the two preceding claims, characterised in that the intermediate layer is in $Si_{1-x}Ge_x$, with $x \in [0;1]$.
- 25 10. A field-effect transistor according to claim 5, characterised in that the stressed layers are in $Si_{1-x}Ge_x$, with $x \in]0;1]$.
- 11. A field-effect transistor according to claims 7 and 30 10, characterised in that the intermediate layer is in Si₁₋ $_y$ Ge_y, with y \in [0;1] and with y \neq x.
- 12. A field-effect transistor according to claim 1 or 2, characterised in that at least one layer of the channel is doped so as to influence the passage of charge carriers in some layers rather than others in the channel when the gate or

WO 2006/082247 25 PCT/EP2006/050691


gates are polarised and when the source and the drain have voltage applied. $\,$

WO 2006/082247 PCT/EP2006/050691




40


20b




WO 2006/082247 PCT/EP2006/050691




4/6





WO 2006/082247 PCT/EP2006/050691






FIG.10d




FIG.10e

INTERNATIONAL SEARCH REPORT

International application No
PCT/EP2006/050691

A. CLASSIFICATION OF SUBJECT MATTER INV. H01L29/786 H01L21/336

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

 $\label{lem:minimum documentation searched (classification system followed by classification symbols) \\ H01L$

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal

~	Relevant to claim No.		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Helevalit to classif ivo.	
Υ	EP 0 587 520 A (INTERNATIONAL BUSINESS MACHINES CORPORATION) 16 March 1994 (1994-03-16) column 9, line 39 - line 41; figures 2,5	1-12	
Υ	US 6 326 667 B1 (SUGIYAMA NAOHARU ET AL) 4 December 2001 (2001-12-04) figure 6	1–12	
A	US 6 495 403 B1 (SKOTNICKI THOMAS ET AL) 17 December 2002 (2002-12-17) figure 1E	1-12	
A	US 2003/227036 A1 (SUGIYAMA NAOHARU ET AL) 11 December 2003 (2003-12-11) the whole document	1–12	

[v]			
X See patent family annex.			
"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention			
"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art. "&" document member of the same patent family			
			Date of mailing of the international search report
11/05/2006			
Authorized officer			
Juhl, A			

INTERNATIONAL SEARCH REPORT

International application No
PCT/EP2006/050691

	C(Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT						
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.					
A	WO 2004/006326 A (S.O.I.TEC SILICON ON INSULATOR TECHNOLOGIES; GHYSELEN, BRUNO; AULNETTE) 15 January 2004 (2004-01-15) cited in the application the whole document	1–12					

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No
PCT/EP2006/050691

Patent document cited in search report			Publication date	Patent family member(s)		Publication date
EP	0587520	Α	16-03-1994	DE DE JP JP US	69316810 D1 69316810 T2 2500047 B2 6112491 A 5461250 A	12-03-1998 13-08-1998 29-05-1996 22-04-1994 24-10-1995
US	6326667	В1	04-12-2001	NONE		
US	6495403	В1	17-12-2002	EP FR	1091417 A1 2799305 A1	11-04-2001 06-04-2001
US	2003227036	A 1	11-12-2003	JP	2003243667 A	29-08-2003
WO	2004006326	A	15-01-2004	AU CN EP FR JP	2003247130 A1 1666331 A 1547146 A1 2842350 A1 2005532686 T	23-01-2004 07-09-2005 29-06-2005 16-01-2004 27-10-2005