

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
8 December 2005 (08.12.2005)

PCT

(10) International Publication Number
WO 2005/115743 A2

(51) International Patent Classification⁷: **B32B 9/00**, G03C 5/00, G03F 1/00, B32B 17/06, G21K 5/00, B32B 15/00

(21) International Application Number:
PCT/US2005/018380

(22) International Filing Date: 25 May 2005 (25.05.2005)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
10/709,733 25 May 2004 (25.05.2004) US

(71) Applicant (for all designated States except US): **INTERNATIONAL BUSINESS MACHINES CORPORATION** [US/US]; New Orchard Road, Armonk, NY 10504 (US).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **GALLAGHER,**


Emily, E. [US/US]; 12 High Grove Court, Burlington, VT 05401 (US). **KINDT, Louis, M.** [US/US]; 37, James Drive, Milton, VT 05468 (US). **THIEL, Carey, W.** [US/US]; 359 Barrett Lane, Williston, VT 05495 (US).

(74) Agents: **KOTULAK, Richard, M.** et al.; International Business Machines Corporation, Intellectual Property Law Department, Zip 972 E, 1000 River Street, Essex Junction, VT 05452 (US).


(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SM, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

[Continued on next page]

(54) Title: LIGHT SCATTERING EUVL MASK



(57) Abstract: A light scattering EUVL mask and a method of forming the same comprises depositing (300) a crystalline silicon layer (110) over an ultra low expansion substrate (100), depositing a hardmask over the crystalline silicon layer (310), patterning the hardmask (340); etching the crystalline silicon layer (350), removing the hardmask (360), and depositing a Mo/Si layer over the crystalline silicon layer (370), wherein etched regions of the crystalline silicon layer comprise uneven surfaces in the etched regions. The method further comprises depositing a photoresist mask (320) over the hardmask, creating a pattern in the photoresist mask (330), and transferring the pattern to the hardmask (340). The Mo/Si layer (160) comprises uneven surfaces conformal with the sloped surfaces off the crystalline silicon layer (110), wherein the sloped surfaces of the Mo/Si layer may be configured as roughened, jagged, sloped, or curved surfaces, wherein the uneven surfaces deflect incoming extreme ultraviolet radiation waves to avoid collection by exposure optics and prevent printing onto a semiconductor wafer.





(84) **Designated States** (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Declarations under Rule 4.17:

- as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii)) for the following designations AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SM, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VC, VN, YU,

ZA, ZM, ZW, ARIPO patent (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG)

- as to the applicant's entitlement to claim the priority of the earlier application (Rule 4.17(iii)) for all designations
- of inventorship (Rule 4.17(iv)) for US only

Published:

- without international search report and to be republished upon receipt of that report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

LIGHT SCATTERING EUVL MASK

TECHNICAL FIELD

The invention generally relates to reflective masks, and more particularly to a light scattering and radiation reflective EUVL mask.

BACKGROUND ART

The optical lithographic technique that is used to image wafers throughout the semiconductor industry relies on transparent masks to transfer an image from the mask to the wafer. As wafer images shrink, new ways of imaging the wafer resist are needed. One likely candidate for the Next Generation Lithography uses Extreme Ultraviolet (EUV) light to image. At the 13.4nm EUV wavelength, materials are too absorptive to build a transmissive mask, so reflective ones are used instead. Conventional Extreme Ultraviolet Lithography (EUVL) masks, such as the mask illustrated in Figure 1, are built by depositing a reflective film onto an ultra low expansion (ULE) substrate 10. Material properties of ULE substrates are well known in the art. This film can be composed of many different materials. The most commonly deployed reflective Bragg mirror for EUVL mask applications is created with multiple (as many as forty or more) alternating bilayers of molybdenum (Mo) and silicon (Si), finishing with a protective Si cap shown collectively as a Mo/Si multilayer 20. A buffer layer 30 and absorber layer 40 are then deposited on the multilayer stack 20. Additional layers can be deposited anywhere within the capping/buffer/absorber stack for different purposes, such as to provide an etch stop or conductive inspection/repair layer. The mask pattern is written onto a resist layer using standard mask patterning processes. A dry etch transfers the pattern through the absorber layer. Inspection and repair are performed to ensure that the absorber pattern matches the design data and then the final pattern is transferred through the buffer layer to expose the reflective multilayer surface.

There are many material challenges inherent in building and using an EUVL mask. One fundamental mask issue is the selection of absorber and buffer materials that combine ideal chemical durability, adhesion, dry etch characteristics, and optical. Moreover, maintaining the quality (and hence reflectivity) of the capping layer's reflective surface during mask processing is difficult.

Generally, conventional optical masks include transmissive regions that permit light to pass onto the wafer and absorptive regions that block the light. However, the masks used in the EUVL system, introduce a new set of challenges. Because an EUVL mask is reflective, the EUV radiation must be exposed to the mask surface at an angle such that the pattern will reflect onto the surface of the wafer. Specifically, light incident on the exposed reflective surface is reflected. Light incident on the patterned absorber film is absorbed, not reflected; an essential component to imaging. A by-product of this absorption is that the radiation heats the mask and must be controlled to avoid pattern distortion and also to limit heat-induced wear that would decrease mask lifetime. Experiments have shown that 5 degrees is the optimal angle of exposure.

The absorber stack height is finite and creates a shadow under the angle of illumination which blurs the edge of the raised absorber when imaged. This reduction in contrast is a function of the angle of the incident exposure light and both the absorber and buffer layer thickness. Reduced contrast at the pattern edges is a significant issue since it can result in shifted or mis-sized images on the wafer.

The industry has sought to overcome these identified challenges, yet a solution has not been adequately defined. Therefore, due to the limitations of the conventional devices and processes, there is a need for a novel EUVL mask which overcomes the problems associated with the standard techniques.

DISCLOSURE OF INVENTION

The invention overcomes the above-identified problems by eliminating both the buffer and absorber layers of the mask stack entirely. The invention provides a light

scattering extreme ultraviolet lithography mask wherein a silicon molybdenum multilayer is deposited over a patterned blank with specific topography that causes the EUV radiation to be reflected in areas where the exposure light is intended to impinge on the wafer and scattered in areas where the light is not intended to reach the wafer. The topography in the regions intended to reflect light onto the wafers are configured as flat regions. However, in regions where the EUV radiation is not intended to reach the surface of the wafer, the topography is configured such that it scatters the radiation out of the imaging optics of the stepper and hence would not print.

Specifically, the invention provides an extreme ultraviolet lithography mask comprising an ultraviolet reflective region and an ultraviolet scattering region, wherein the reflective region and the scattering region are comprised of the same material. The reflective region comprises a molybdenum and silicon multilayer, wherein the multilayer comprises a flat surface configured to reflect incoming ultraviolet radiation waves for imaging on a semiconductor wafer. The scattering region comprises a molybdenum and silicon multilayer, wherein the multilayer comprises one or more sloped surfaces configured at an angle chosen to deflect incoming ultraviolet radiation waves to prevent/avoid collection by the exposure optics and to prevent imaging onto a semiconductor wafer, wherein the angle is greater than a collection angle of the exposure optics. In alternate embodiments, the scattering region comprises a roughened surface, a jagged surface, or a curved surface configured to deflect incoming ultraviolet radiation waves to prevent/avoid collection by the exposure optics and to prevent printing onto a semiconductor wafer.

Moreover, the invention provides a light scattering reflective mask comprising an ultra low expansion substrate, a crystalline silicon layer on top of the ultra low expansion substrate, and a radiation reflecting and light scattering multilayer comprising molybdenum and silicon on top of the crystalline silicon layer. The multilayer conforms to the underlying silicon layer to have a level portion and an uneven portion. The level portion is configured to reflect incoming ultraviolet radiation waves onto a semiconductor wafer. In one embodiment, the uneven portion comprises a sloped configuration arranged at an angle to deflect incoming ultraviolet radiation waves to prevent light from reaching the semiconductor wafer. In another

embodiment, the uneven portion comprises a roughened surface configured to deflect incoming ultraviolet radiation waves to prevent/avoid collection by the exposure optics and to prevent printing onto a semiconductor wafer. In yet another embodiment, the uneven portion comprises a jagged surface configured to deflect incoming ultraviolet radiation waves to prevent/avoid collection by the exposure optics and to prevent printing onto a semiconductor wafer. Alternatively, the uneven portion comprises a curved surface configured to deflect incoming ultraviolet radiation waves to prevent/avoid collection by the exposure optics and to prevent printing onto a semiconductor wafer.

Another aspect of the invention provides a method of forming an extreme ultraviolet lithography mask by anodically bonding a crystalline silicon layer on top of an ultra low expansion substrate, and then depositing a conformal multilayer comprising molybdenum and silicon on top of the crystalline silicon layer, wherein the multilayer comprises a surface having a level portion to reflect light onto the wafer and an uneven portion to scatter light so that it does not impinge on the wafer. Prior to the step of depositing the reflective multilayer, the method further comprises depositing a hardmask over the crystalline silicon layer, depositing a photoresist mask over the hardmask, creating a pattern in the photoresist mask, and transferring the pattern to the hardmask. The method further comprises etching the crystalline silicon layer to produce an uneven surface in etched regions of the crystalline silicon layer, and removing the hardmask. Additionally, the pattern is transferred to the hardmask using a plasma etch, wherein the etching of the crystalline silicon comprises an anisotropic wet etch, which is performed using an alkaline solution such as aqueous potassium hydroxide (KOH), tetramethylammonium hydroxide (TMAH), or ethylene diamine pyrocatechol (EDP). Furthermore, the etching is performed along $\langle 100 \rangle$ lattice planes of the crystalline silicon layer.

Moreover, the level regions are configured to reflect incoming ultraviolet radiation waves for printing a semiconductor wafer, and in a first embodiment, the uneven regions comprises sloped surfaces conformal to the underlying crystalline silicon layer, wherein the sloped surfaces are configured at an angle to deflect incoming extreme ultraviolet radiation waves to prevent printing to a semiconductor wafer,

wherein the angle is 54 degrees from normal. In a second embodiment, the method comprises configuring the uneven portion to have a roughened surface to deflect incoming ultraviolet radiation waves to prevent printing to a semiconductor wafer. In a third embodiment, the method comprises configuring the uneven regions to have a jagged surface to deflect incoming ultraviolet radiation waves to prevent printing to a semiconductor wafer. In another embodiment, the method comprises configuring the uneven regions to have a curved surface to deflect incoming ultraviolet radiation waves to prevent printing to a semiconductor wafer.

The invention eliminates the need for a buffer or absorber layer within the mask stack and overcomes the problems inherent with conventional EUVL masks previously described. Because the multilayer is deposited as the final step in the mask fabrication, the multilayer will not be subjected to the plasma etches, wet etches, and multiple cleans that degrade the multilayer in the standard EUVL mask process and consequently reduce the mask reflectivity. In this invention, the higher reflectivity increases the mask contrast between reflective and scattering regions, decreases the required exposure time, and reduces the amount of radiation that is absorbed by the mask.

The inventive mask comprises a substrate (which may include a bonded crystalline Si layer) and the multilayer without an absorber or buffer layer. The absence of a raised absorber stack eliminates the shadow effect during wafer printing. This results in an abrupt transition from dark to reflective mask regions and the effect is an improvement in the edge contrast on the lithographic wafer.

These and other aspects of the invention will be better appreciated and understood when considered in conjunction with the following description and the accompanying drawings. It should be understood, however, that the following description, while indicating preferred embodiments of the invention and numerous specific details thereof, is given by way of illustration and not of limitation. Many changes and modifications may be made within the scope of the invention without departing from the spirit thereof, and the invention includes all such modifications.

BRIEF DESCRIPTION OF DRAWINGS

The invention will be better understood from the following detailed description with reference to the drawings, in which:

Figure 1 is a schematic cross-sectional diagram of a conventional EUVL mask;

Figure 2 is a schematic cross-sectional diagram of an EUVL mask according to an embodiment of the invention;

Figure 3(a) through 3(e) are schematic cross-sectional diagrams illustrating sequential processing steps in the manufacturing of an EUVL mask according to an embodiment of the invention;

Figure 4 is a schematic cross-section diagram of a EUVL mask according to an alternate embodiment of the invention; and

Figures 5(a) and 5(b) are flow diagrams illustrating preferred methods of the invention.

BEST MODE FOR CARRYING OUT THE INVENTION

The invention and the various features and advantageous details thereof are explained more fully with reference to the non-limiting embodiments that are illustrated in the accompanying drawings and detailed in the following description. It should be noted that the features illustrated in the drawings are not necessarily drawn to scale.

Descriptions of well-known components and processing techniques are omitted so as to not unnecessarily obscure the invention. The examples used herein are intended merely to facilitate an understanding of ways in which the invention may be practiced and to further enable those of skill in the art to practice the invention. Accordingly, the examples should not be construed as limiting the scope of the invention.

As previously mentioned, there is a need for a novel EUVL mask and method of manufacturing an EUVL mask, which overcomes the problems associated with the standard masks and associated manufacturing techniques. Referring now to the drawings, and more particularly to Figures 2 through 5(b), there are shown preferred embodiments of the invention.

In a first embodiment, the invention provides an EUVL mask that has partially sloped surfaces configured as sloped sidewalls as depicted in Figure 2. While not explicitly shown in the figures, those skilled in the art would readily understand that the sloped sidewalls could be configured to be generally curvilinear (either convexly or concavely) shaped. As illustrated in Figure 2, the incoming EUV radiation at 5 degrees is depicted as the solid arrows, and normal EUV reflection is shown as the dashed arrows. The radiation that is reflected off of the flat surface of the multilayer 160, shown with the dashed arrows, will be printed on the wafer. In the patterned areas with the sloped sidewalls, the radiation is deflected at an angle that will not print on the wafer. The out of plane reflections are depicted as the dotted arrows in Figure 2.

The invention configures a ULE substrate 100 with a layer of crystalline silicon 110.

Figures 3(a) through 3(e) illustrate the sequential processing steps involved in manufacturing an EUVL mask according to the invention. Preferably, the invention joins a layer of crystalline silicon 110 on a quartz substrate 100 by anodically bonding a silicon wafer to quartz as shown in Figure 3(a). Anodic bonding is a process well-known to those skilled in the art, and may include the general process described in U.S. Patent No. 6,368,942, the complete disclosure of which, in its entirety, is herein incorporated by reference.

The next steps of the invention involve depositing a hardmask 120 and resist 130 upon the crystalline silicon layer 110 as shown in Figure 3(b). Then, as illustrated in Figure 3(c), the desired pattern is written in the resist 130 and the pattern is transferred to the hardmask 120 through a plasma etch. This creates opened regions (openings) 140 in the hardmask 120, wherein the openings 140 are patterned down to the surface 115 of the underlying crystalline silicon 110.

The next step, as shown in Figure 3(d), is to wet etch the crystalline silicon 110 anisotropically, preferably with a wet etch solution, such as aqueous potassium hydroxide (KOH), tetramethylammonium hydroxide (TMAH), or ethylene diamine

pyrocatechol (EDP). The silicon 110 is etched along the $\langle 100 \rangle$ lattice planes preferably giving approximately a 54 degree sidewall slope of crystalline silicon 110 in the opened regions 140 (thereby resulting in opened sloped regions 155) defined by the crystalline silicon 110, thereby resulting in sloped sidewalls 150. The $\langle 111 \rangle$ crystal plane of crystalline silicon etches much more slowly than the other crystal planes of silicon in alkaline solutions by at least a factor of 100 (more slowly). Hence, in $\langle 100 \rangle$ silicon, sloped sidewalls 150 with an angle of 54 degrees result because the $\langle 111 \rangle$ plane does not etch as fast as the other crystal planes. Ultimately, if the features are small enough or the silicon thick enough, the reaction is self-terminating. For instances where there are large regions of open space which are required to absorb or scatter the incident EUVL light, this pattern can be repeated. This creates multiple "wells" that act together to reflect the EUV light out of the focal plane.

After the hardmask 120 is stripped, a Mo/Si multilayer 160 is deposited over the crystalline silicon layer 110 and is filled into the opened sloped region 155 of the crystalline silicon layer 110. As shown in Figure 3(e) the Mo/Si multilayer 160 assumes the configuration of the underlying etched crystalline silicon layer 110 and includes sloped regions 165 having sloped sidewalls 180 configured above the underlying sloped region 155 of the crystalline silicon layer 110. Accordingly, the Mo/Si multilayer 160 completely fills the sloped region 155 of the crystalline silicon layer 110. Furthermore, the Mo/Si layer 160 further comprises selective flat (level) surfaces 170 configured in between the uneven surfaces (uneven regions) 165.

Additionally, as shown in Figure 3(e), the sloped sidewalls 180 are configured at an angle θ which will allow deflection of incoming ultraviolet radiation waves in order to prevent collection by exposure optics and to prevent printing onto a semiconductor wafer, wherein the angle θ is greater than a collection angle of the exposure optics. In one embodiment, the angle is created by etching the crystalline silicon layer 110 at an angle of θ that is 54 degrees from normal. The reflective multilayer is conformal to the underlying crystalline silicon 110 and matches the 54 degree. Figure 4 illustrates an alternate embodiment of the invention, wherein the uneven portion 190 of the Mo/Si multilayer 160 is formed by roughening the surface 170 of the Mo/Si

multilayer 160. Techniques that include reactive ion etching or wet etching can be used to roughen the surface 170. As shown in the magnified view within the dashed oval circle in Figure 4, the uneven portion 190 may be configured as a jagged surface. The jagged surface can be defined as any roughness that deviates significantly from the target specification of < 0.15 nm RMS (root mean square) surface roughness. A roughness of approximately 10 nm would prevent effective reflection of incident EUV radiation. The roughness is analogous to a micro version of the sloped surface that can be created with the anisotropic wet etching of silicon described above, and serves the same purpose on a smaller scale.

In Figures 5(a) and 5(b) flow diagrams illustrating preferred methods of forming an EUVL mask according to the invention are described. Generally, as provided in Figure 5(a), a method of forming an EUVL mask comprises forming 200 a radiation reflective region 170 on a surface of the mask, and forming 210 a light scattering region 165, 190 on the surface of the mask, wherein the radiation reflective region 170 and the light scattering region 165, 190 are comprised of the same material (Mo/Si) 160.

More specifically, as shown in Figure 5(b), the method of forming an EUVL mask according to the first embodiment of the invention comprises depositing 300 a crystalline silicon layer 110 over an ULE substrate 100, depositing 210 a hardmask 120 over the crystalline silicon layer 110, depositing 320 a photoresist mask 130 over the hardmask 120, creating 330 a pattern in the photoresist mask 130, transferring 340 the pattern to the hardmask 120, etching 350 the crystalline silicon layer 110 to produce sloped sidewalls 180 in etched regions 165 of the crystalline silicon layer 110, removing 360 the hardmask 120, and depositing 370 a Mo/Si layer 160 over the crystalline silicon layer 110. The Mo/Si layer 160 further comprises flat surfaces 170 configured to reflect incoming extreme ultraviolet radiation waves for printing a semiconductor wafer. Additionally, the Mo/Si layer 160 further comprises sloped sidewalls 180 corresponding to the sloped sidewalls 150 of the crystalline silicon layer 110. Furthermore, the sloped sidewalls 180 of the Mo/Si layer 160 are configured at an angle of at least 54 degrees from normal to deflect incoming extreme ultraviolet radiation waves to prevent printing to a semiconductor wafer.

The invention eliminates the need for a buffer or absorber layer within the mask stack and overcomes the problems inherent with conventional EUVL masks previously described. Because the multilayer is deposited as the final step in the mask fabrication, the multilayer will not be subjected to the plasma etches, wet etches, and multiple cleans that degrade the multilayer and consequently reduce the mask reflectivity. This higher reflectivity increases the mask contrast between reflective and scattering regions, decreases the required exposure time, and reduces the amount of radiation that is absorbed by the mask. Stepper throughput is the number of wafers that can be printed in a given time period, such as wafers/hour. Decreasing exposure time increases as described above directly increases stepper throughput.

Moreover, the inventive mask comprises a substrate 100 (which may include a bonded crystalline Si layer) and a multilayer 160 formed without an absorber or buffer layer. The absence of a raised absorber stack eliminates the shadow effect during wafer printing. This results in an abrupt transition from dark to reflective mask regions and the effect is an improvement in the edge contrast on the lithographic wafer. An additional advantage achieved by the invention is that the radiation is reflected so that there is less heating of the EUVL mask, which is a significant concern for image control and lifetime.

Generally, the invention includes a novel mask including an absorbing region 110 that is created before the Mo/Si multilayer 160 is deposited. The patterning can be achieved by either roughening the surface of the mask in regions 190 where the EUV light is not intended to reach the printed wafer surface or forming a grid of sloped sidewalls 180 in the regions 165 where the EUV light is not intended to reach the printed wafer surface. Techniques that include reactive ion etching or wet etching techniques can be used to either roughen the surface 190 or create the sloped sidewalls 180. The level pattern 170 that is to be reflected to the printed wafers surface will remain smooth and planar. After multilayer deposition 370, the uneven patterned areas 165, 190 act as the absorber of the EUVL mask because the reflective capabilities of the Mo/Si film 160 are locally destroyed. However, as described above, these regions 165, 190 do not actually absorb the EUV radiation but rather

deflect the EUV radiation at an angle that will not develop the photoresist on the wafer.

The foregoing description of the specific embodiments will so fully reveal the general nature of the invention that others can, by applying current knowledge, readily modify and/or adapt for various applications such specific embodiments without departing from the generic concept, and, therefore, such adaptations and modifications should and are intended to be comprehended within the meaning and range of equivalents of the disclosed embodiments. It is to be understood that the phrases or terminology employed herein is for the purpose of description and not of limitation. Therefore, while the invention has been described in terms of preferred embodiments, those skilled in the art will recognize that the invention can be practiced with modification within the spirit and scope of the appended claims.

CLAIMS

What is claimed is:

1. An extreme ultraviolet lithography mask comprising:
an ultraviolet reflective region; and
wherein said reflective region and said scattering region are comprised of a same material.
2. The mask of claim 1, wherein said reflective region comprises a reflective multilayer comprising molybdenum and silicon, and wherein said multilayer comprises a flat surface configured to reflect incoming radiation waves for printing a semiconductor wafer.
3. The mask of claim 1, wherein said scattering region comprises a multilayer comprising molybdenum and silicon, and wherein said multilayer comprises a sloped surface configured at an angle to deflect incoming ultraviolet radiation waves to prevent collection by exposure optics and to prevent printing onto a semiconductor wafer.
4. The mask of claim 3, wherein said angle is greater than a collection angle of said exposure optics.
5. The mask of claim 1, wherein said scattering region comprises a roughened surface configured to deflect incoming ultraviolet radiation waves to prevent collection by exposure optics and to prevent printing onto a semiconductor wafer.
6. The mask of claim 1, wherein said scattering region comprises jagged surfaces configured to deflect incoming ultraviolet radiation waves to prevent collection by exposure optics and to prevent printing onto a semiconductor wafer.

7. The mask of claim 1, wherein said scattering region comprises a curved surface configured to deflect incoming ultraviolet radiation waves to prevent collection by exposure optics and to prevent printing onto a semiconductor wafer.
8. A method of forming an extreme ultraviolet lithography mask, said method comprising:
 - bonding a crystalline silicon layer adjacent to a substrate; and
 - forming a multilayer comprising molybdenum and silicon adjacent to said crystalline silicon layer,
 - wherein said multilayer comprises surface having level portions and uneven portions.
9. The method of claim 8, wherein said crystalline silicon layer is anodically bonded to said substrate.
10. The method of claim 8, wherein prior to said step of forming a multilayer, said method further comprises:
 - depositing a hardmask over said crystalline silicon layer;
 - depositing a photoresist mask over said hardmask;
 - creating a pattern in said photoresist mask; and
 - transferring said pattern to said hardmask.
11. The method of claim 10, further comprising:
 - etching said crystalline silicon layer to produce uneven surfaces in etched regions of said crystalline silicon layer; and
 - removing said hardmask.
12. The method of claim 10, wherein said pattern is transferred to said hardmask using a plasma etch.
13. The method of claim 11, wherein said etching of crystalline silicon layer comprises an anisotropic silicon wet etch.

14. The method of claim 13, wherein said wet etch is performed using an alkaline solution.
15. The method of claim 11, wherein said etching is performed along <100> lattice planes of said crystalline silicon layer.
16. The method of claim 8, further comprising configuring said uneven portions to have a roughened surface to deflect incoming ultraviolet radiation waves to avoid collection by exposure optics and to prevent printing onto a semiconductor wafer.
17. The method of claim 8, further comprising configuring said uneven portions to have jagged surfaces to deflect incoming ultraviolet radiation waves to avoid collection by exposure optics and to prevent printing onto a semiconductor wafer.
18. The method of claim 8, further comprising configuring said uneven portions to have curved surfaces to deflect incoming radiation waves to avoid collection by exposure optics and to prevent printing onto a semiconductor wafer.
19. A method of forming an extreme ultraviolet lithography mask, said method comprising:
forming reflective regions on surfaces of said mask; and
forming scattering regions on said surfaces of said mask,
wherein said reflective regions and said scattering regions comprise a same material.
20. The method of claim 19, wherein in said step of forming reflective regions, said reflective regions are formed of a multilayer comprising molybdenum and silicon, and wherein said multilayer comprises a flat surface configured to reflect incoming radiation for collection by exposure optics and for printing onto a semiconductor wafer.
21. The method of claim 19, wherein in said step of forming scattering regions, said scattering regions are formed of a multilayer comprising molybdenum and

silicon, and wherein said multilayer conforms to sloped surfaces configured at an angle to deflect incoming radiation to avoid collection by exposure optics and to prevent printing onto a semiconductor wafer.

22. The method of claim 19, further comprising configuring said scattering regions to have roughened surfaces to deflect incoming ultraviolet radiation waves to avoid collection by exposure optics and to prevent printing onto a semiconductor wafer.

23. The method of claim 19, further comprising configuring said scattering regions to have a jagged surfaces to deflect incoming ultraviolet radiation waves to avoid collection by exposure optics and to prevent printing onto a semiconductor wafer.

24. The method of claim 19, further comprising configuring said scattering regions to have curved surfaces to deflect incoming radiation to avoid collection by exposure optics and to prevent printing onto a semiconductor wafer.

Figure 1 (Prior Art)




Figure 2




Figure 3(a)




Figure 3(b)









Figure 3(c)



3/5

Figure 3(d)**Figure 3(e)**

4/5

Figure 4**Figure 5(a)**

5/5

Figure 5(b)