

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization  
International Bureau



(43) International Publication Date  
21 July 2011 (21.07.2011)

(10) International Publication Number  
**WO 2011/086494 A1**

(51) International Patent Classification:

**H01L 33/00** (2010.01)

California 95131 (US). **YI, Sungsoo** [KR/US]; 370 West Trimble Road MS 91/MG, San Jose, California 95131 (US).

(21) International Application Number:

PCT/IB2011/050096

(74) Agents: **BEKKERS, Joost, J.J.** et al.; High Tech Campus Building 44, NL-5656 AE Eindhoven (NL).

(22) International Filing Date:

10 January 2011 (10.01.2011)

(81) **Designated States** (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

12/688,382 15 January 2010 (15.01.2010) US


(84) **Designated States** (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **GARDNER, Nathan F.** [US/US]; 370 West Trimble Road MS 91/MG, San Jose, California 95131 (US). **KRAMES, Michael R.** [US/US]; 370 West Trimble Road MS 91/MG, San Jose, California 95131 (US). **MCLAURIN, Melvin B.** [US/US]; 370 West Trimble Road MS 91/MG, San Jose,

[Continued on next page]

(54) Title: METHOD OF FORMING A COMPOSITE SUBSTRATE AND GROWING A III-V LIGHT EMITTING DEVICE OVER THE COMPOSITE SUBSTRATE



(57) **Abstract:** A method according to embodiments of the invention includes providing a substrate comprising a host and a seed layer bonded to the host. The seed layer comprises a plurality of regions. A semiconductor structure comprising a light emitting layer disposed between an n-type region and a p-type region is grown on the substrate. A top surface of a semiconductor layer grown on the seed layer has a lateral extent greater than each of the plurality of seed layer regions.

**FIG. 4**



---

**Declarations under Rule 4.17:**

- *as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii))* — *with international search report (Art. 21(3))*
- *as to the applicant's entitlement to claim the priority of the earlier application (Rule 4.17(iii))*

**Published:**

## METHOD OF FORMING A COMPOSITE SUBSTRATE AND GROWING A III-V LIGHT EMITTING DEVICE OVER THE COMPOSITE SUBSTRATE

### BACKGROUND

### FIELD OF INVENTION

**[0001]** The present invention relates to composite substrates and growth of III-V light emitting devices on composite substrates.

### DESCRIPTION OF RELATED ART

**[0002]** Semiconductor light-emitting devices including light emitting diodes (LEDs), resonant cavity light emitting diodes (RCLEDs), vertical cavity laser diodes (VCSELs), and edge emitting lasers are among the most efficient light sources currently available. Materials systems currently of interest in the manufacture of high-brightness light emitting devices capable of operation across the visible spectrum include Group III-V semiconductors, particularly binary, ternary, and quaternary alloys of gallium, aluminum, indium, and nitrogen, also referred to as III-nitride materials. Typically, III-nitride light emitting devices are fabricated by epitaxially growing a stack of semiconductor layers of different compositions and dopant concentrations on a sapphire, silicon carbide, III-nitride, or other suitable substrate by metal-organic chemical vapor deposition (MOCVD), molecular beam epitaxy (MBE), or other epitaxial techniques. The stack often includes one or more n-type layers doped with, for example, Si, formed over the substrate, one or more light emitting layers in an active region formed over the n-type layer or layers, and one or more p-type layers doped with, for example, Mg, formed over the active region. Electrical contacts are formed on the n- and p-type regions.

**[0003]** Fig. 1 illustrates a composite growth substrate, described in more detail in US 2007/0072324, which is incorporated herein by reference. “Substrate 10 includes a host substrate 12, a seed layer 16, and a bonding layer 14 that bonds host 12 to seed 16. . . . [T]he layers in substrate 10 are formed from materials that can withstand the processing conditions required to grow the semiconductor layers in the device. For example, in the case of a III-nitride device

grown by MOCVD, each of the layers in substrate 10 must be able to tolerate an H<sub>2</sub> ambient at temperatures in excess of 1000°C; in the case of a III-nitride device grown by MBE, each of the layers in substrate 10 must be able to tolerate temperatures in excess of 600°C in a vacuum.

**[0004]** “Host substrate 12 provides mechanical support to substrate 10 and to the semiconductor device layers 18 grown over substrate 10. Host substrate 12 is generally between 3 and 500 microns thick and is often thicker than 100 microns. In embodiments where host substrate 12 remains part of the device, host substrate 12 may be at least partially transparent if light is extracted from the device through host substrate 12. Host substrate 12 generally does not need to be a single crystal material since device layers 18 are not grown directly on host substrate 12. In some embodiments, the material of host substrate 12 is selected to have a coefficient of thermal expansion (CTE) that matches the CTE of device layers 18 and the CTE of seed layer 16. Any material able to withstand the processing conditions of epitaxial layers 18 may be suitable . . . including semiconductors, ceramics, and metals. Materials such as GaAs which have a CTE desirably close to the CTE of device layers 18 but which decompose through sublimation at the temperatures required to grow III-nitride layers by MOCVD may be used with an impermeable cap layer such as silicon nitride deposited between the GaAs host and seed layer 16.

**[0005]** “Seed layer 16 is the layer on which device layers 18 are grown, thus it must be a material on which III-nitride crystal can nucleate. Seed layer 16 may be between about 50 Å and 1 µm thick. In some embodiments seed layer 16 is CTE-matched to the material of device layers 18. Seed layer 16 is generally a single crystal material that is a reasonably close lattice-match to device layers 18. Often the crystallographic orientation of the top surface of seed layer 16 on which device layers 18 are grown is the wurtzite [0001] c-axis. In embodiments where seed layer 16 remains part of the finished device, seed layer 16 may be transparent or thin if light is extracted from the device through seed layer 16.

**[0006]** “One or more bonding layers 14 bond host substrate 12 to seed layer 16. Bonding layer 14 may be between about 100 Å and 1 µm thick. Examples of suitable bonding layers including SiO<sub>x</sub> such as SiO<sub>2</sub>, SiN<sub>x</sub> such as Si<sub>3</sub>N<sub>4</sub>, HfO<sub>2</sub>, mixtures thereof, metals such as Mo, Ti, TiN, other alloys, and other semiconductors or dielectrics. Since bonding layer 14 connects host substrate 12 to seed layer 16, the material forming bonding layer 14 is selected to provide good

adhesion between host 12 and seed 16. In some embodiments, bonding layer 14 is a release layer formed of a material that can be etched by an etch that does not attack device layers 18, thereby releasing device layers 18 and seed layer 16 from host substrate 12. For example, bonding layer 14 may be SiO<sub>2</sub> which may be wet-etched by HF without causing damage to III-nitride device layers 18. In embodiments where bonding layer 14 remains part of the finished device, bonding layer 14 is preferably transparent or very thin. In some embodiments, bonding layer 14 may be omitted, and seed layer 16 may be adhered directly to host substrate 12.

**[0007]** “Further strain relief in epitaxial layers 18 may be provided by forming the seed layer as stripes or a grid over bonding layer 14, rather than as a single uninterrupted layer.

Alternatively, seed layer may be formed as a single uninterrupted layer, then removed in places, for example by forming trenches, to provide strain relief. A single uninterrupted seed layer 16 may be attached to host substrate 12 through bonding layer 14, then patterned by conventional lithography techniques to remove portions of the seed layer to form stripes. The edges of each of the seed layer stripes may provide additional strain relief by concentrating dislocations within epitaxial layers 18 at the edges of the stripes of seed layer. The composition of seed layer 16, bonding layer 14, and the nucleation layer may be selected such that the nucleation layer material nucleates preferentially on seed layer 16, not on the portions of bonding layer 14 exposed by the spaces between the portions of seed layer 16.

**[0008]** “On a wafer of light emitting devices, the trenches in the seed layer 16 may be spaced on the order of a single device width, for example, hundreds of microns or millimeters apart. A wafer of devices formed on a composite substrate with a patterned seed layer may be divided such that the edges of the seed layer portions are not located beneath the light emitting layer of individual devices, since the dislocations concentrated at the edge of the seed layers may cause poor performance or reliability problems. Alternatively, multiple trenches may be formed within the width of a single device, for example, spaced on the order of microns or tens of microns apart. Growth conditions on such substrates may be selected such that the nucleation layer formed over seed layer 16, or a later epitaxial layer, coalesces over the trenches formed in seed layer 16, such that the light emitting layer of the devices on the wafer is formed as a continuous layer uninterrupted by the trenches in seed layer 16.

**[0009]** When the seed layer is a III-nitride material, “the seed layer is grown strained on the growth substrate. When the seed layer 16 is connected to host substrate 12 and released from the growth substrate, if the connection between seed layer 16 and host substrate 16 is compliant, for example a compliant bonding layer 14, seed layer 16 may at least partially relax. Thus, though the seed layer is grown as a strained layer, the composition may be selected such that the lattice constant of the seed layer, after the seed layer is released from the growth substrate and relaxes, is reasonably close or matched to the lattice constant of the epitaxial layers 18 grown over the seed layer.

**[0010]** “For example, when a III-nitride device is conventionally grown on  $\text{Al}_2\text{O}_3$ , the first layer grown on the substrate is generally a GaN buffer layer with a lattice constant of about 3.19. The GaN buffer layer sets the lattice constant for all of the device layers grown over the buffer layer, including the light emitting layer which is often InGaN. Since relaxed, free standing InGaN has a larger a lattice constant than GaN, the light emitting layer is strained when grown over a GaN buffer layer. In contrast, . . . an InGaN seed layer may be grown strained on a conventional substrate, then bonded to a host and released from the growth substrate such that the InGaN seed layer at least partially relaxes. After relaxing, the InGaN seed layer has a larger a lattice constant than GaN. As such, the lattice constant of the InGaN seed layer is a closer match than GaN to the lattice constant of a relaxed free standing layer of the same composition as the InGaN light emitting layer. The device layers grown over the InGaN seed layer, including the InGaN light emitting layer, will replicate the lattice constant of the InGaN seed layer. Accordingly, an InGaN light emitting layer with a relaxed InGaN seed layer lattice constant is less strained than an InGaN light emitting layer with a GaN buffer layer lattice constant. Reducing the strain in the light emitting layer may improve the performance of the device.

**[0011]** “III-nitride seed layer materials may require additional bonding steps in order to form a composite substrate with a III-nitride seed layer in a desired orientation. III-nitride layers grown on sapphire or SiC growth substrates are typically grown as c-plane wurtzite. Such wurtzite III-nitride structures have a gallium face and a nitrogen face. III-nitrides preferentially grow such that the top surface of the grown layer is the gallium face, while the bottom surface (the surface adjacent to the growth substrate) is the nitrogen face. Simply growing seed layer

material conventionally on sapphire or SiC then connecting the seed layer material to a host and removing the growth substrate would result in a composite substrate with a III-nitride seed layer with the nitrogen face exposed. As described above, III-nitrides preferentially grow on the gallium face, i.e. with the gallium face as the top surface, thus growth on the nitrogen face may undesirably introduce defects into the crystal, or result in poor quality material as the crystal orientation switches from an orientation with the nitrogen face as the top surface to an orientation with the gallium face as the top surface.

**[0012]** “To form a composite substrate with a III-nitride seed layer with the gallium face as the top surface, seed layer material may be grown conventionally on a growth substrate, then bonded to any suitable first host substrate, then separated from the growth substrate, such that the seed layer material is bonded to the first host substrate through the gallium face, leaving the nitrogen face exposed by removal of the growth substrate. The nitrogen face of the seed layer material is then bonded to a second host substrate 10, the host substrate of the composite substrate . . . . After bonding to the second host substrate, the first host substrate is removed by a technique appropriate to the growth substrate. In the final composite substrate, the nitrogen face of the seed layer material 16 is bonded to host substrate 12 (the second host substrate) through optional bonding layer 14, such that the gallium face of III-nitride seed layer 16 is exposed for growth of epitaxial layers 18.

**[0013]** “For example, a GaN buffer layer is conventionally grown on a sapphire substrate, followed by an InGaN layer which will form the seed layer of a composite substrate. The InGaN layer is bonded to a first host substrate with or without a bonding layer. The sapphire growth substrate is removed by laser melting of the GaN buffer layer adjacent to the sapphire, then the remaining GaN buffer layer exposed by removing the sapphire is removed by etching, resulting in an InGaN layer bonded to a first host substrate. The InGaN layer may be implanted with a material such as hydrogen, deuterium, or helium to form a bubble layer at a depth corresponding to the desired thickness of the seed layer in the final composite substrate . . . . The InGaN layer may optionally be processed to form a surface sufficiently flat for bonding. The InGaN layer is then bonded with or without a bonding layer to a second host substrate, which will form the host in the final composite substrate. The first host substrate, InGaN layer, and second host substrate

are then heated . . . , causing the bubble layer implanted in the InGaN layer to expand, delaminating the thin seed layer portion of the InGaN layer from the rest of the InGaN layer and the first host substrate, resulting in a finished composite substrate as described above with an InGaN seed layer bonded to a host substrate.”

**[0014]** Needed in the art are composite substrates with III-nitride seed layers that are at least partially relaxed, on which semiconductor layers may be grown with less strain.

## SUMMARY

**[0015]** It is an object of the invention to grow over a composite substrate a semiconductor layer having a lateral extent larger than the lateral extent of regions of a seed layer on the composite substrate.

**[0016]** A method according to embodiments of the invention includes providing a substrate comprising a host and a seed layer bonded to the host. The seed layer comprises a plurality of regions. A semiconductor structure comprising a light emitting layer disposed between an n-type region and a p-type region is grown on the substrate. A top surface of a semiconductor layer grown on the seed layer has a lateral extent greater than each of the plurality of seed layer regions.

## BRIEF DESCRIPTION OF THE DRAWINGS

**[0017]** Fig. 1 illustrates a III-nitride semiconductor structure grown on a composite growth substrate including a host substrate, a bonding layer, and a seed layer.

**[0018]** Fig. 2 illustrates a seed layer grown on a substrate.

**[0019]** Fig. 3 illustrates bonding a seed layer to a temporary substrate and removing the growth substrate.

**[0020]** Fig. 4 illustrates a seed layer after patterning.

**[0021]** Fig. 5 illustrates a seed layer after relaxation, bonded to a host substrate.

[0022] Fig. 6 illustrates a composite substrate including a seed layer, a bonding layer, and a host substrate.

[0023] Fig. 7 illustrates III-nitride device layers grown on the composite substrate of Fig. 6.

[0024] Figs. 8, 9, and 10 illustrate arrangements of regions of seed layer material and trenches.

[0025] Fig. 11 illustrated an LED attached to a mount.

[0026] Figs. 12 and 13 illustrate arrangements of regions of seed layer material with three-fold symmetry.

## DETAILED DESCRIPTION

[0027] US Application No. 12/236,853, titled “Semiconductor Light Emitting Devices Grown on Composite Substrates” and incorporated herein by reference, describes III-nitride devices including groups of III-nitride structures grown on composite substrates where trenches are formed between islands of seed layer material. The III-nitride structures are grown under conditions that favor vertical rather than lateral growth, such that the trenches are maintained between the islands of material. Individual islands may be arbitrarily large or small, but are typically between tens of microns and a few millimeters in length. The trenches separating the islands may be between 5 and 50 microns wide.

[0028] In the devices of US Application No. 12/236,853 electrical connections must be made to the n- and p-type regions of each island. Forming such electrical connections requires additional steps during the fabrication of the LED, the structure on which the LED is mounted, or both, which may increase the cost of fabricating the device.

[0029] In embodiments of the invention, trenches in the seed layer material of a composite substrate are formed such that the light emitting region of the device may be formed as a coalesced, continuous film, rather than a series of discrete islands. Figs. 2-6 illustrate forming a composite substrate according to embodiments of the invention. Besides the specific materials and methods described below, the materials and methods described in US 2007/0072324 may be

used in the structures and methods illustrated in Figs. 2-6. Fig. 7 illustrates a III-nitride device, according to embodiments of the invention, grown on the composite substrate illustrated in Fig. 6.

**[0030]** In Fig. 2, a III-nitride seed layer 24 is conventionally grown on a donor substrate 20, which may be, for example, sapphire or SiC. Seed layer 24 may be grown over a sacrificial semiconductor layer 22, which is implanted with an implant species 26 such as H<sup>+</sup> that facilitates later separation of the donor substrate 20 from the seed layer 24. In some embodiments, sacrificial layer 22 is GaN and seed layer 24 is strained InGaN. In some embodiments, an InGaN seed layer has an InN composition greater than zero and up to 6%.

**[0031]** In Fig. 3, an optional bonding layer 30 and a compliant layer 28 are formed on a temporary substrate 32. The seed layer 24 of the structure illustrated in Fig. 2 is bonded to the temporary substrate 32 through compliant layer 28. In some embodiments, the optional bonding layer 30 is one or more oxides, nitrides, carbides, or fluorides of silicon, aluminum, boron, phosphorus, zinc, gallium, germanium, indium, tin, antimony, lead, bismuth, titanium, tungsten, magnesium, calcium, potassium, nickel, yttrium, zirconium, hafnium, neodymium, and tantalum. In some embodiments, compliant layer 28 is borophosphosilicate glass (BPSG) or other commercial glasses deposited by, for example, evaporation, sputtering, and sedimentation.

**[0032]** The seed layer 24 is separated from donor substrate 20 (Fig. 2) by activating the implanted species 26 (Fig. 2) to split the sacrificial layer 22 (Fig. 2). Implanting a sacrificial layer and separating a seed layer from a donor substrate by activating the implant species is described in more detail in US Patent Application Publication 2005/0026394 and US Patent 5,374,564, which are incorporated herein by reference. Alternatively, the donor substrate may be removed by laser melting of the sacrificial layer 22 (Fig. 2).

**[0033]** In Fig. 4, any remaining sacrificial layer 22 is removed from the seed layer 24, and trenches 34 are formed in the seed layer 24 down to the compliant layer 28. The structure is treated to cause the regions of the strained seed layer material 24 to relax, for example by heating, which causes the regions of seed layer to glide along compliant layer 28 and expand. In embodiments of the invention, the size, location, and spacing of the regions of seed layer material

24 and trenches 34 are selected such that the regions of seed layer material 24 expand during relaxation to close or almost close the gap (i.e., the width of trench 34) between adjacent regions of seed layer material. In some embodiments, the sidewalls of adjacent islands of seed layer material touch after relaxation, as illustrated by interface 36 of Fig. 5. However, since adjacent regions of the seed layer were separated by trenches, after relaxation, there are no chemical bonds at the interfaces between adjacent regions of the seed layer.

**[0034]** The minimum width of trenches 34 may be determined by the composition of the InGaN seed layer and the amount of relaxation achieved during relaxation of the seed layer. For example, a seed layer with a larger InN composition may relax more, which may require a larger trench width, than a seed layer with a smaller InN composition. Strain in a crystalline layer may be defined as follows: a given layer has a bulk lattice constant  $a_{\text{bulk}}$  corresponding to a lattice constant of free standing material of the same composition as the layer, and an in-plane lattice constant  $a_{\text{in-plane}}$  corresponding to a lattice constant of the layer as grown. The amount of strain in a layer is the difference between the in-plane lattice constant of the material forming a particular layer and the bulk lattice constant of the layer in the device, divided by the bulk lattice constant. The strain in an InGaN layer is ~1% for InGaN containing 10% InN, so for a 10% InN fully relaxed film the minimum trench width before relaxation would be ~1% of the seed region size. If the width of trench 34 is smaller than the minimum, the seed regions may collide during relaxation, which may cause material quality problems on subsequently grown layers. The width of trenches 34 is less than 1 micron in some embodiments, less than 500 nm in some embodiments, and less than 200 nm in some embodiments. For discontinuous seed regions, as illustrated in Figs. 8 and 10 below, the minimum distance between any two points on adjacent seed regions may be as follows: for a seed layer that is GaN (0% InN), the minimum trench width 34 may be 0 nm for regions 1 micron in length in some embodiments, 0 nm for regions 5 micron in length in some embodiments, and 0 nm for regions 10 micron in length in some embodiments; for a seed layer that is InGaN with 5% InN, the minimum trench width 34 may be 5 nm for regions 1 micron in length in some embodiments, 25 nm for regions 5 micron in length in some embodiments, and 50 nm for regions 10 micron in length in some embodiments; and for a seed layer that is InGaN with 10% InN, the minimum trench width 34 may be 10 nm for regions 1 micron in length in some embodiments, 50 nm for regions 5 micron in length in some

embodiments, and 100 nm for regions 10 micron in length in some embodiments.

**[0035]** The gap between adjacent seed layer regions after relaxation may be at most on the order of a few (1-2) microns, in some embodiments. Growth of a layer that coalesces over gaps in the seed layer, which requires lateral overgrowth, is a relatively slow process. Overgrowing a large gap (e.g. 10s of microns) between seed layer regions, while not technologically infeasible, would be expensive due to the large cycle time required to coalesce the layer before growing the device layers, as described below in reference to Fig. 7. Larger gaps (e.g. gaps between 5 and 20 microns) may be tolerated where growth conditions of the coalescing layer can be adjusted to promote growth on lateral crystal surfaces while inhibiting it on the vertically oriented plane, which allows one to coalesce the film while keeping the overall film thickness relatively thin. For example, it may be possible to adjust the growth conditions of GaN to prefer lateral growth over vertical growth. If gaps remain between regions of seed layer material after relaxation, compliant layer 28, which is often an amorphous or polycrystalline material, may be selected to be a material on which III-nitride material will not nucleate, since III-nitride material that nucleates on an amorphous or polycrystalline compliant layer 28 in the gaps may not line up crystallographically with material grown on the seed regions, which may cause material quality problems for subsequently grown layers.

**[0036]** Figs. 8, 9, and 10 illustrate three examples of the arrangement of regions of seed layer material 24 and trenches 34. In the arrangement illustrated in Fig. 8, islands of seed layer material 24 are formed which are completely surrounded by trenches 34.

**[0037]** In the arrangement illustrated in Fig. 9, the regions of seed layer material are connected in a continuous web of material, to assist in crystal orientation during growth of semiconductor layers grown over the seed layer. Openings between 0.2 and 1 micron wide are formed in seed layer material 24.

**[0038]** The arrangement illustrated in Fig. 10 is the mirror image of the arrangement of Fig. 9 – the seed layer material remains in the regions of the arrangement of Fig. 10 where it was removed from the arrangement of Fig. 9, and vice versa.

**[0039]** Other shapes of regions of seed layer material and arrangements of regions of seed

layer material and trenches may be used, such as triangular and other lattices of trenches, grids, and any other suitable arrangement. In some embodiments, the regions of seed layer material 24 are kept smaller than the buckling length of the particular seed layer material, which is the length of the longest seed layer region that is able to relax without buckling. The buckling length depends on the composition of the seed layer and may be, for example, tens of microns or more.

**[0040]** In some embodiments, the regions of seed layer material are shaped to have the same rotational symmetry as the material that forms the seed layer. For example, in some embodiments, seed layer 24 is a III-nitride material such as GaN or InGaN. III-nitride materials grown on substrates such as sapphire and SiC are usually wurtzite, a crystal with a hexagonal unit cell, oriented such that the top face of the III-nitride material is the c-plane. In some embodiments, regions of c-plane, wurtzite, III-nitride seed layer material are shapes with three-fold symmetry, such as triangles, as illustrated in Fig. 12, or hexagons, as illustrated in Fig. 13. In some embodiments, as illustrated in Figs. 12 and 13, the island edges are parallel to a crystallographic planes of wurtzite (e.g. the a- and m-planes of wurtzite). The alignment of the island edges with a crystallographic plane of wurtzite may encourage abutting island edges to coalesce well.

**[0041]** In some embodiments, the seed layer is a non-polar or semi-polar III-nitride wurtzite material. For example, the seed layer may be oriented such that the top face is the a-plane or m-plane, which have two-fold symmetry. Accordingly, square or rectangular seed regions align with the crystal symmetry when the seed layer is non-polar or semi-polar material, such as, for example, a- or m-plane wurtzite.

**[0042]** Wurtzite III-nitride seed layers may be more prone to buckling in some crystallographic directions. In some embodiments, the seed layer regions may be longer along directions where the seed layer material is less prone to buckling, as compared to directions where the seed layer is more prone to buckling.

**[0043]** The distance regions of seed layer material expand, and therefore the width of trenches 34, may depend on the size of the regions of seed layer material and the InN composition in the seed layer material. Small regions of seed layer material will expand less than

large regions of seed layer material. A seed layer with a larger InN composition is more strained, and therefore will expand more than a seed layer with a smaller InN composition.

**[0044]** In Fig. 5, the relaxed seed layer 24 is bonded to a host substrate 40, on which optional bonding layer 38 is formed. Host substrate 40 may be, for example, sapphire or any other suitable material. Bonding layer 38 may be, for example, one or more oxides, nitrides, carbides, or fluorides of silicon, aluminum, boron, phosphorus, zinc, gallium, germanium, indium, tin, antimony, lead, bismuth, titanium, tungsten, magnesium, calcium, potassium, nickel, yttrium, zirconium, hafnium, neodymium, and tantalum.

**[0045]** The temporary substrate 32, bonding layer 30, and compliant layer 28 are removed in Fig. 6.

**[0046]** In the structure illustrated in Fig. 7, device layers 18 are grown over the relaxed seed layer 24. The composition of the layer adjacent to seed layer 24 may be chosen for its lattice constant or other properties, and/or for its ability to nucleate on the material of seed layer 24. A layer grown over seed layer 24 may be grown under conditions that cause the layer to coalesce over any remaining gaps between regions of seed layer material 24, to form a continuous, substantially planar layer.

**[0047]** The device layers 18 include an n-type region 42, a light emitting or active region 44, and a p-type region 46. An n-type region 42 is grown first. The n-type region may include multiple layers of different compositions and dopant concentration including, for example, preparation layers such as buffer layers or nucleation layers, which may be n-type or not intentionally doped, release layers designed to facilitate later release of the composite substrate or thinning of the semiconductor structure after substrate removal, and n- or even p-type device layers designed for particular optical or electrical properties desirable for the light emitting region to efficiently emit light. In some embodiments, n-type region 42 is InGaN or includes one or more InGaN layers. GaN grown on a seed layer with an expanded lattice constant may be in tension, thus the thickness of any GaN layer in the device may be limited to prevent cracking.

**[0048]** A light emitting or active region 44 is grown over the n-type region 42. Examples of suitable light emitting regions include a single thick or thin light emitting layer, or a multiple

quantum well light emitting region including multiple thin or thick quantum well light emitting layers separated by barrier layers. For example, a multiple quantum well light emitting region may include multiple light emitting layers, each with a thickness of 25 Å or less, separated by barriers, each with a thickness of 100 Å or less. In some embodiments, the thickness of each of the light emitting layers in the device is thicker than 50 Å.

**[0049]** A p-type region 46 is grown over the light emitting region 44. Like the n-type region, the p-type region may include multiple layers of different composition, thickness, and dopant concentration, including layers that are not intentionally doped, or n-type layers. In some embodiments, p-type region 46 is InGaN or includes one or more InGaN layers.

**[0050]** Fig. 11 illustrates a III-nitride LED attached to a mount 54. A reflective metal p-contact 50 is formed on the p-type region. Portions of the p-contact 50, the p-type region 24, and the light emitting region of the semiconductor structure 48 are etched away to expose portions of the n-type region. N-contacts 52 are formed on the exposed portions of the n-type region.

**[0051]** The LED is bonded to mount 54 by n- and p-interconnects 56 and 58. Interconnects 56 and 58 may be any suitable material, such as solder, gold, gold-tin, or other metals, and may include multiple layers of materials. In some embodiments, interconnects include at least one gold layer and the bond between the LED and the mount 54 is formed by ultrasonic bonding.

**[0052]** For ultrasonic bonding, the LED die is positioned on the mount 54. A bond head is positioned on the top surface of the LED die, often the top surface of the composite substrate. The bond head is connected to an ultrasonic transducer. The ultrasonic transducer may be, for example, a stack of lead zirconate titanate (PZT) layers. When a voltage is applied to the transducer at a frequency that causes the system to resonate harmonically (often a frequency on the order of tens or hundreds of kHz), the transducer begins to vibrate, which in turn causes the bond head and the LED die to vibrate, often at an amplitude on the order of microns. The vibration causes atoms in the metal lattice of a structure on the LED, such as the n- and p-contacts or a metal layer formed on the n- and p-contacts, to interdiffuse with a structure on mount 54, resulting in a metallurgically continuous joint represented in Fig. 11 by interconnects 56 and 58. Heat and/or pressure may be added during bonding.

**[0053]** After bonding the LED die to mount 54, all or part of the substrate on which the semiconductor layers 48 were grown may be removed. For example, a sapphire host substrate may be removed by laser lift off or by etching the bonding layer 38 between the host 40 and the seed layer 24, illustrated in Fig. 6. The bonding layer may be removed or may remain part of the device. The semiconductor structure remaining after removing the host substrate may be thinned, for example by photoelectrochemical etching. For example, all or part of the seed layer 24 may be removed, or may remain part of the device. The first layer grown over the seed layer, which coalesces over interfaces 36 between regions of the seed layer 24, may be removed or may remain part of the device. The exposed semiconductor surface may be roughened or patterned, for example with a photonic crystal structure, which may increase light extraction from the device.

**[0054]** An optional wavelength converting material 60, which absorbs light emitted by the light emitting region and emits light of one or more different peak wavelengths, may be disposed over the LED. Wavelength converting material 60 may be, for example, one or more powder phosphors disposed in a transparent material such as silicone or epoxy and deposited on the LED by screen printing or stenciling, one or more powder phosphors formed by electrophoretic deposition, or one or more ceramic phosphors glued or bonded to the LED, one or more dyes, or any combination of the above-described wavelength converting layers. Ceramic phosphors are described in more detail in US 7,361,938, which is incorporated herein by reference. Wavelength converting material 60 may be formed such that a portion of light emitted by the light emitting region is unconverted by the wavelength converting material. In some examples, the unconverted light is blue and the converted light is yellow, green, and/or red, such that the combination of unconverted and converted light emitted from the device appears white.

**[0055]** In some embodiments, polarizers, dichroic filters or other optics known in the art are formed over the LED or over wavelength converting material 60.

**[0056]** Though Fig. 11 illustrates a thin film flip chip device, the structure illustrated in Fig. 7 may be processed into any other suitable device structure, such as a vertical device where the contacts are formed on opposite sides of the semiconductor structure, a flip chip device where the substrate remains attached to the device, or a structure where light is extracted through

transparent contacts formed on the same or opposite sides of the semiconductor structure.

**[0057]** Having described the invention in detail, those skilled in the art will appreciate that, given the present disclosure, modifications may be made to the invention without departing from the spirit of the inventive concept described herein. For example, though the above examples are directed to III-nitride devices, devices made from other materials systems such as other III-V materials, III-As or III-P devices, or II-VI devices may be used in embodiments of the invention. Therefore, it is not intended that the scope of the invention be limited to the specific embodiments illustrated and described.

## CLAIMS

What is being claimed is:

1. A method comprising:

providing a substrate comprising:

a host; and

a seed layer bonded to the host, the seed layer comprising a plurality of regions, wherein adjacent regions of the seed layer are in direct contact with each other at interfaces between adjacent regions; and

growing on the substrate a semiconductor structure comprising a light emitting layer disposed between an n-type region and a p-type region;

wherein a top surface of a semiconductor layer grown on the seed layer has a lateral extent greater than each of the plurality of seed layer regions.

2. The method of claim 1 further comprising:

connecting the semiconductor structure to a mount; and

removing the host.

3. The method of claim 2 further comprising removing the seed layer.

4. The method of claim 1 wherein the light emitting layer is a III-nitride layer.

5. The method of claim 1 wherein the interfaces extend through an entire thickness of the seed layer.

6. The method of claim 1 wherein each region is completely separated from nearest neighbor regions by the interfaces.

7. The method of claim 1 wherein the interfaces are substantially free of chemical bonds between adjacent regions of the seed layer.

8. The method of claim 1 wherein each region has a lateral extent between 1 and 10 microns.

9. A method comprising:

providing a substrate comprising:

a host; and

a seed layer bonded to the host, the seed layer comprising a plurality of regions separated by interfaces, wherein adjacent regions are connected to form a continuous web of seed layer material; and

growing on the substrate a semiconductor structure comprising a light emitting layer disposed between an n-type region and a p-type region;

wherein a top surface of a semiconductor layer grown on the seed layer has a lateral extent greater than each of the plurality of seed layer regions.

10. The method of claim 9 wherein the light emitting layer is a III-nitride layer.

11. The method of claim 9 wherein gaps between seed layer regions at the interfaces are less than one micron wide.

12. A method comprising:

providing a substrate comprising:

a host; and

a seed layer bonded to the host, the seed layer comprising a plurality of regions, wherein the seed layer is a crystalline material having a crystalline unit cell, wherein each seed layer region is shaped to have a rotational symmetry that is the same as a rotational symmetry of the crystalline unit cell; and


growing on the substrate a semiconductor structure comprising a light emitting layer disposed between an n-type region and a p-type region;

wherein a top surface of a semiconductor layer grown on the seed layer has a lateral extent greater than each of the plurality of seed layer regions.


13. The method of claim 12 wherein the light emitting layer is a III-nitride layer.

14. The method of claim 12 wherein the seed layer is wurtzite and each seed layer region is shaped as a triangle or a hexagon.


15. The method of claim 12 wherein each seed layer region is completely separated from nearest neighbor seed layer regions by a gap or interface.




**FIG. 1**  
(PRIOR ART)










**FIG. 2**






**FIG. 3**



**FIG. 4**

**FIG. 5****FIG. 6****FIG. 7****FIG. 8****FIG. 9****FIG. 10**

**FIG. 11****FIG. 12****FIG. 13**

# INTERNATIONAL SEARCH REPORT

International application No  
PCT/IB2011/050096

**A. CLASSIFICATION OF SUBJECT MATTER**  
INV. H01L33/00  
ADD.

According to International Patent Classification (IPC) or to both national classification and IPC

**B. FIELDS SEARCHED**

Minimum documentation searched (classification system followed by classification symbols)  
H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, INSPEC, COMPENDEX

**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2008/197358 A1 (FRAHM ROBERT [US] ET AL) 21 August 2008 (2008-08-21) paragraphs [0031], [0033], [0 42] - [0047], [0 51]; figures 3-5 -----	1,2,4-6, 8-15 3
Y	US 2009/191659 A1 (SONG JUNE-O [KR] SONG JUNE O [KR]) 30 July 2009 (2009-07-30) paragraph [0092] -----	3
A	US 2007/072324 A1 (KRAMES MICHAEL R [US] ET AL) 29 March 2007 (2007-03-29) abstract paragraph [0043] -----	1-15



Further documents are listed in the continuation of Box C.



See patent family annex.

\* Special categories of cited documents :

- "A" document defining the general state of the art which is not considered to be of particular relevance
- "E" earlier document but published on or after the international filing date
- "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other means
- "P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

"&" document member of the same patent family

Date of the actual completion of the international search	Date of mailing of the international search report
11 April 2011	21/04/2011
Name and mailing address of the ISA/ European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Fax: (+31-70) 340-3016	Authorized officer  Meacher, David

# INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No

PCT/IB2011/050096

Patent document cited in search report	Publication date	Patent family member(s)			Publication date
US 2008197358	A1 21-08-2008	CN	101622689 A		06-01-2010
		EP	2113040 A2		04-11-2009
		JP	2010521801 T		24-06-2010
		US	2010105197 A1		29-04-2010
		WO	2008103331 A2		28-08-2008
US 2009191659	A1 30-07-2009	NONE			
US 2007072324	A1 29-03-2007	CN	101273472 A		24-09-2008
		EP	1932186 A1		18-06-2008
		WO	2007036865 A1		05-04-2007
		JP	2007096331 A		12-04-2007
		US	2011027975 A1		03-02-2011