(51) International Patent Classification: G05F 1/10, 1/40

(21) International Application Number: PCT/US2003/040001

(22) International Filing Date: 15 December 2003 (15.12.2003)

(25) Filing Language: English

(26) Publication Language: English


(71) Applicant: INTERNATIONAL RECTIFIER CORPORATION [US/US]; 233 Kansas Street, El Segundo, CA 90245 (US).

(72) Inventors: ATHARI, Frank; 1514 Avenida Andante, Oceanside, CA 92056 (US). BROWN, Ron; 5564 Carson Road, Riverside, CA 92506 (US). ADAMS, Jonathan; 6746 Los Verdes Drive, Apt. 1, Rancho Palos Verdes, CA 90275 (US).


Published: — with international search report
For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: ONE CYCLE CONTROL CONTINUOUS CONDUCTION MODE PFC BOOST CONVERTER INTEGRATED CIRCUIT WITH INTEGRATED POWER SWITCH AND BOOST CONVERTER

(57) Abstract: An integrated circuit for a continuous conduction mode (CCM) power factor corrected boost converter circuit, the boost converter circuit including a rectifier connectable to an ac input and having a rectified dc output provided across a dc bus; an inductor having first and second terminals connected in one leg of the dc bus, a first terminal of the inductor coupled to the output of said rectifier; a boost rectifier diode having a first terminal coupled to the second terminal of the inductor and having a second terminal; and a storage capacitor connected to the second terminal of the diode; the integrated circuit comprising a control circuit and a switch controlled by the control circuit, the integrated circuit comprising a housing enclosing the control circuit and switch, the integrated circuit having a power terminal, a ground terminal, a first control input terminal for coupling to an output of the converter circuit, and a second control input terminal for coupling to a sensor for sensing current in the dc bus and further having an output terminal connected to the switch for coupling to the second terminal of the inductor, wherein the control circuit comprises a one cycle control circuit having an integrator reset by a clock signal for each cycle of the clock signal, the integrator receiving an input signal provided on said first control input terminal.
The One Cycle Control (OCC) technique for controlling switching circuits is now known. The general technique is described in U.S. Patent No. 5,278,490. The technique is applied to a PFC (Power Factor Correction) boost converter in U.S. Patent No. 5,886,586. In the OCC technique, as applied to a PFC boost converter circuit, the output voltage of the converter is sensed, compared to a reference voltage and supplied to an integrator stage, which is reset for each control cycle as set by a system clock. The integrator output is then compared in a comparator to the sensed input current in the converter and the output of the comparator is provided to control a pulse width modulator, whose output controls the boost converter switch. The switch controls the current supplied to the load so that the input ac line current is in phase with the input ac line voltage, i.e., the converter with attached load has a power factor of substantially unity and thus appears purely resistive, resulting in optimum power efficiency as well as reduced harmonics.

Prior to the OCC technique, a multiplier technique was known for PFC in a boost converter circuit. Figure 1 depicts a system level block diagram representation of a typical prior art active power factor correction system operating in a fixed frequency, continuous conduction mode (CCM) boost converter topology. The system consists of a continuous conduction mode control integrated circuit 1, based on a multiplier approach, with discrete gate drive circuitry 3 and discrete power switch 5. This control method, based on current mode control, employs the use of a multiplier circuit, input current sensing, input voltage sensing, and output voltage sensing. The analog multiplier creates a current programming signal by multiplying the rectified line voltage by
the output of a voltage error amplifier such that the current programming signal has the shape of the input voltage, and average amplitude, which ultimately controls the output voltage of the boost converter. The current loop is programmed by the rectified line voltage such that the input of the converter appears resistive. The output voltage is controlled by changing the average amplitude of the current programming signal. The result is a regulated output voltage and sinusoidal input current in phase and proportional to the input voltage.

The above prior art using the multiplier approach has the disadvantage of high discrete component count and complicated design and development effort required to implement high performance continuous conduction mode power factor correction converters. In addition, it is more difficult to implement a “single package” design wherein the switch is packaged with the control circuit because of the high component count and numbered pins.

An example of a prior art PFC boost converter using the multiplier technique is shown in U.S. Patent No. 6,445,600. It would be desirable to provide an integrated circuit for a PFC, CCM boost converter having an integrated switch and OCC controller and which reduces the complexity inherent in a PFC boost converter employing the multiplier technique.

SUMMARY OF THE INVENTION

The OCC technique dramatically simplifies the continuous conduction mode (CCM) PFC control function compared to conventional “multiplier” based CCM PFC controllers such as the prior art Unitrode/TI UC3854. The number of package pins are reduced dramatically since the OCC technique does not require line voltage sensing and does not need a complicated multiplier circuit with all its associated external components. The simplicity of this control method thus allows a higher level of integration while allowing use of practical pre-existing power packaging methods for full integration of the CCM boost PFC controller along
with the power switching element all in one package. An example of a packaging method that can be employed is shown in International Publication WO 01/39266 published May 31, 2001.

The present invention thus relates to a single phase, active power factor correction boost converter operating in the continuous conduction mode (CCM). The invention is preferably implemented for continuous conduction mode because this is the most complicated PFC circuit, typically requiring many external components and package pins for the controller. The invention comprises an IC including an active power factor controller based on the OCC technique, integrated gate drive circuitry and integrated power switching device, preferably enclosed in a multi pin power TO-220 or TO-247 package. The IC is packaged with a MOSFET or IGBT Die preferably using packaging methods in WO 01/39266 above.

According to the invention, there is provided a continuous conduction mode (CCM) power factor corrected boost converter circuit comprising: a rectifier connectable to an ac input and having a rectified dc output provided across a dc bus, an inductor having first and second terminals connected in one leg of the dc bus, a first terminal of the inductor coupled to the output of said rectifier, an integrated circuit comprising a control circuit and a switch controlled by the control circuit, the integrated circuit comprising a housing enclosing the control circuit and switch, the integrated circuit having a power terminal, a ground terminal, a first control input terminal coupled to an output of the converter circuit, a second input terminal coupled to a sensor for sensing current in the dc bus and further having an output terminal connected to the switch and coupled to the second terminal of the inductor, a boost rectifier diode having a first terminal coupled to the output terminal and a second terminal; and a storage capacitor connected to the second terminal of the diode, wherein the control circuit comprises a one cycle control circuit having an integrator reset by a clock signal
for each cycle of the clock signal, the integrator receiving as an input a signal provided on said first control input terminal.

The invention also relates to an integrated circuit controller for a CCM PFC boost converter.

Other features and advantages of the present invention will become apparent from the following description of the invention which refers to the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWING(S)

Fig. 1 is a block diagram of a prior art CCM PFC boost converter circuit;

Fig. 2 is a block diagram of a CCM PFC boost converter circuit according to the invention using the OCC technique wherein the switch and controller are housed in a single module;

Fig. 3 shows one implementation of the integrated circuit according to the invention;

Fig. 4 shows the block diagram of the integrated circuit according to the invention; and

Fig. 4A shows how power and reference voltages are generated for the integrated circuit.

DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS

Figure 2 depicts a system level block diagram representation of the invention based on the OCC active power factor correction technique operating in a fixed frequency, continuous conduction mode boost converter topology. In CCM, the current in the inductor L is never allowed to become zero. According to the invention, the power switch 10 and the OCC based PFC control circuit 20 with on board power switch driver 30 are integrated into a single package 40 capable of dissipating appropriate heat from the device to a heat sink. Various power packages can be employed using this technique since the number of pins
required to implement a full CCM PFC boost converter is reduced with the use of the OCC technique.

The control circuit 20 is based on the OCC method in which the multiplier and input voltage sensing referred to in the prior art are not required. This allows package pins and external components of the IC 40 to be reduced. The OCC concept is realized with a simple linear circuit incorporating integration-reset control, in which the duty cycle of the switch 10 is controlled in real-time such that the average value of the switched variable in each cycle is equal to or proportional to a control reference. In particular, the output voltage of the converter is compared to the control reference by an error amplifier. This error signal is integrated. The magnitude of the error controls the slope of the integrator output, which is then compared to the sensed input current to control the duty cycle of the switch. This control method forces the input of the converter to appear resistive, thus forcing a sinusoidal input current in phase and proportional to the input voltage, and providing a regulated DC output voltage. Integrating the controller along with the power switch in one package simplifies the complicated task of designing a continuous conduction mode PFC circuit as compared to traditional discrete multiplier based CCM PFC controllers.

Again, with reference to Fig. 2, the rectifier block R provides a rectified dc voltage to the dc bus. An input capacitor Cin filters high frequency content. When switch 10 is on, electromagnetic energy is stored in inductor L. When the switch 10 is turned off, the stored energy in inductor L is transferred via high frequency rectifier diode D to storage capacitor Cout, providing power to the load. When the switch 10 again is on, diode D is reverse biased and storage capacitor Cout provides power to the load. The duty cycle of switch 10 is controlled by OCC circuit 20 such that the ac input current is in phase with the ac line voltage. The converter and load thus have a near unity power factor and appear to be purely resistive, resulting in maximum power efficiency. A sense resistor RS is provided for sensing the input current.
Fig. 3 shows details of one implementation of the integrated circuit 40 applied to a PFC CCM boost converter and Fig. 4 shows the block diagram of IC 40. IC 40 is preferably provided with power by a power supply PS which receives power from the DC bus. Internally, in IC 40, a voltage regulator circuit comprising a resistor RX and zener diode DZ1 can be employed to provide internal power (VCC 5V). See Fig. 4A. A reference voltage Vref for the error amplifier can also be provided by a similar circuit including a resistor RY and zener diode DZ2 as shown in Fig. 4A.

With reference also to Fig. 4, the output voltage is sensed by resistor divider R1, R2 and provided to input VFB of IC 40, which is one input to an error amplifier 50. The other input of error amplifier 50 is the reference voltage Vref. The error amplifier 50 generates an error signal Ve. The amplified error signal Ve is provided to the input of an integrator stage 70. The output of the integrator is provided to one input of comparator 75, where it is compared to the sensed input current, provided by the output of current buffer 78 which is fed by current sense amplifier 79. The input current is converted to a voltage by resistor Rs and provided to input ISNS. A peak current limiter 81 operates to limit the current sensed to a predefined peak current. The output of peak current limiter 81 is provided to the output of comparator 75. The output of the comparator 75 is provided to a driver stage, e.g., a clocked SR flip flop 80, the output of which is provided to control the conduction time of switch 10. A system clock 85 controls the system frequency. The output of flip flop 80 is thus a pulse width modulated signal whose pulse width determines the on time of switch 10. The output of the integrator 70, which is responsive to the average value of the variation of the output voltage from the desired reference V ref, is compared to the input current waveform (as determined by the voltage drop across Rs) by comparator 75 to reset flip flop 80 when the integrator output exceeds the sensed input current. This modulates the on time of the switch 10, forcing the input current to follow the input voltage in phase and regulating the output voltage to minimize the error.
signal \( V_e \). The clock sets the system frequency, ensuring that in each clock period, the integrator is reset. Reset of the integrator is accomplished via reset controller 72 when the output of flip flop 80 is reset.

The advantages of the invention are (a) lower component count; (b) higher reliability due to lower parts count; (c) simpler PCB implementation; (d) minimized layout issues due to tight packaging of critical components of the control and power switching components; and (e) simplified design and development effort based on the simpler OCC method as opposed to the more complex multiplier based PFC controllers.

In addition, IC 40 includes other standard functions such as under voltage/low voltage (UVLO) detection circuitry 101, soft start circuitry 102, necessary bias and reference voltage generators 103, thermal protection 104, circuit protection logic with automatic restart 105 (for such functions as over-current protection and output over-voltage protection 107). Further, integrated drive control 30, level shifting circuitry 35 and peak current limiting gate drive circuitry 37 are also provided.

Although the present invention has been described in relation to particular embodiments thereof, many other variations and modifications and other uses will become apparent to those skilled in the art. Therefore, the present invention should be limited not by the specific disclosure herein, but only by the appended claims.
WHAT IS CLAIMED IS:

1. A continuous conduction mode (CCM) power factor corrected boost converter circuit comprising:
   a rectifier connectable to an ac input and having a rectified dc output provided across a dc bus;
   an inductor having first and second terminals connected in one leg of the dc bus, a first terminal of the inductor coupled to the output of said rectifier;
   an integrated circuit comprising a control circuit and a switch controlled by the control circuit, the integrated circuit comprising a housing enclosing the control circuit and switch, the integrated circuit having a power terminal, a ground terminal, a first control input terminal coupled to an output of the converter circuit, and a second control input terminal coupled to a sensor for sensing current in the dc bus and further having an output terminal connected to the switch and coupled to the second terminal of the inductor;
   a boost rectifier diode having a first terminal coupled to the output terminal of the integrated circuit and having a second terminal; and
   a storage capacitor connected to the second terminal of the diode;
wherein the control circuit comprises a one cycle control circuit having an integrator reset by a clock signal for each cycle of the clock signal, the integrator receiving as an input a signal provided on said first control input terminal.

2. The converter circuit of claim 1, wherein the integrated circuit includes a gate driver for driving the switch receiving an output from the control circuit.

3. The converter circuit of claim 1 wherein the switch comprises a MOSFET or IGBT.
4. The converter circuit of claim 1, further comprising a voltage divider circuit across the output of the converter for supplying an output voltage sense signal to said first control input terminal.

5. The converter circuit of claim 1, further comprising a sense resistor in one leg of said dc bus, one terminal of the sense resistor being coupled to the second input terminal.

6. The converter circuit of claim 1, wherein the housing comprises a TO-220 or TO-247 package.

7. An integrated circuit for a continuous conduction mode (CCM) power factor corrected boost converter circuit, the boost converter circuit including a rectifier connectable to an ac input and having a rectified dc output provided across a dc bus; an inductor having first and second terminals connected in one leg of the dc bus, a first terminal of the inductor coupled to the output of said rectifier; a boost rectifier diode having a first terminal coupled to the second terminal of the inductor and having a second terminal; and a storage capacitor connected to the second terminal of the diode; the integrated circuit comprising:

   a control circuit and a switch controlled by the control circuit, the
   integrated circuit comprising a housing enclosing the control circuit and switch, the integrated circuit having a power terminal, a ground terminal, a first control input terminal for coupling to an output of the converter circuit, and a second control input terminal for coupling to a sensor for sensing current in the dc bus and further having an output terminal connected to the switch for coupling to the second terminal of the inductor;

   wherein the control circuit comprises a one cycle control circuit having an integrator reset by a clock signal for each cycle of the clock signal, the integrator receiving as an input a signal provided on said first control input terminal.
8. The integrated circuit of claim 7, further including a gate driver for driving the switch receiving an output from the control circuit.

9. The integrated circuit of claim 7, wherein the switch comprises a MOSFET or IGBT.

10. The integrated circuit of claim 7, further wherein the boost converter circuit includes a voltage divider circuit across the output of the converter for supplying an output voltage sense signal to said first control input terminal.

11. The integrated circuit of claim 7, further wherein the boost converter circuit includes a sense resistor in one leg of said dc bus, one terminal of the sense resistor for coupling to the second input terminal.

12. The integrated circuit of claim 7, wherein the housing comprises a TO-220 or TO-247 package.
FIG. 1 PRIOR ART

FIG. 2
FIG. 3

FIG. 4A
INTERNATIONAL SEARCH REPORT

A. CLASSIFICATION OF SUBJECT MATTER
   IPC(7) : G05F 1/10, 1/40
   US Cl. : 323/222
   According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED
   Minimum documentation searched (classification system followed by classification symbols)
   U.S. : 323/222, 282, 266, 235

   Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched
   NONE

   Electronic data base consulted during the international search (name of data base and, where practical, search terms used)
   NONE

C. DOCUMENTS CONSIDERED TO BE RELEVANT

<table>
<thead>
<tr>
<th>Category</th>
<th>Citation of document, with indication, where appropriate, of the relevant passages</th>
<th>Relevant to claim No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>US 6,011,707 A (MINE) 04 January 2000 (04.01.2000), see entire document.</td>
<td>1-12</td>
</tr>
<tr>
<td>A</td>
<td>US 6,297,980 B1 (SMEDLEY) 02 October 2001 (02.10.2001), see entire document.</td>
<td>1-12</td>
</tr>
<tr>
<td>A,P</td>
<td>US 6,545,887 B2 (SMEDLEY) 08 April 2003 (04.08.2003), see entire document.</td>
<td>1-12</td>
</tr>
</tbody>
</table>

* Further documents are listed in the continuation of Box C.

“T” later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

“X” document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

“Y” document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

“&” document member of the same patent family

Date of the actual completion of the international search
20 March 2004 (20.03.2004)

Date of mailing of the international search report
27 APR 2004

Name and mailing address of the ISA/US
Mail Stop PCT, Attn: ISA/US
Commissioner for Patents
P.O. Box 1450
Alexandria, Virginia 22313-1450
Facsimile No. (703) 305-3230

Authorized officer
JOSE G. DEES
Telephone No. (571) 272-1607

Form PCT/ISA/210 (second sheet) (July 1998)