(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization

International Bureau





(10) International Publication Number WO 2016/141070 A1

- (43) International Publication Date 9 September 2016 (09.09.2016)
- (51) International Patent Classification: H02J 1/12 (2006.01) (21) International Application Number:

PCT/US2016/020469

(22) International Filing Date:

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

2 March 2015 (02.03.2015) 62/127,069 US 14/719,575 22 May 2015 (22.05.2015) US

(63) Related by continuation (CON) or continuation-in-part (CIP) to earlier applications:

US 14/719,575 (CON) Filed on 22 May 2015 (22.05.2015) US 62/127,069 (CON) 2 March 2015 (02.03.2015) Filed on

(71) Applicant: TEXAS INSTRUMENTS INCORPOR-ATED [US/US]; P.O. Box 655474, Mail Station 3999, Dallas, TX 75265-5474 (US).

- (71) Applicant (for JP only): TEXAS INSTRUMENTS JA-PAN LIMITED [JP/JP]; 24-1, Nishi-shinjuku 6-chome, Shinjuku-ku Tokyo, 160-8366 (JP).
- (72) Inventor: MORRONI, Jeffrey, Anthony; 10546 Sundial Rim Road, Highlands Ranch, CO 80126 (US).
- 2 March 2016 (02.03.2016) (74) Agents: Michael A. Davis, Jr., et al.; Texas Instruments Incorporated, International Patent Manager, P.O. Box 655474, Mail Station 3999, Dallas, TX 75265-5474 (US).
 - (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
 - (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU,

[Continued on next page]

(54) Title: POWER COMBINER AND BALANCER




FIG. 7

(57) Abstract: In described examples, a power combining technique includes receiving a first voltage at a first input (240) and a second voltage at a second input (242). The technique further includes combining, with at least two power converters, power received from the first and second inputs into a single power rail (244). The technique further includes controlling the at least two power converters such that a first one of the power converters outputs an amount of current to the single power rail that is proportional to and/or equal to the amount of current output by another of the power converters (246).



TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, Published: GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

Declarations under Rule 4.17:

- as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii))
- as to the applicant's entitlement to claim the priority of the earlier application (Rule 4.17(iii))

as to non-prejudicial disclosures or exceptions to lack of novelty (Rule 4.17(v))

- with international search report (Art. 21(3))
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments (Rule 48.2(h))

POWER COMBINER AND BALANCER

[0001] This relates to electrical circuits, and more particularly to power processing circuits.

BACKGROUND

[0002] In storage applications, servers have traditionally used hard disk drive (HDDs) for the storage of data. Recently, however, solid-state drives (SSDs) have been generating interest due to their low power consumption, fast operation and high reliability. HDD systems and SSD

systems may have different power supply requirements.

SUMMARY

[0003] In described examples, an integrated circuit includes a first input, a second input, and an output. The integrated circuit further includes a first power converter having a voltage input coupled to the first input of the integrated circuit, a control input, and an output coupled to the output of the integrated circuit. The integrated circuit further includes a second power converter having a voltage input coupled to the second input of the integrated circuit, a control input, and an output coupled to the output of the first power converter and to the output of the integrated The voltage input of the second power converter is free of connection to the voltage input of the first power converter. The integrated circuit further includes a first power converter control circuit having a first input coupled to a reference voltage lead, a second input coupled to the output of the first power converter, and an output coupled to the control input of the first power converter. The integrated circuit further includes a second power converter control circuit having a first input, a second input, and an output coupled to the control input of the second power converter. The integrated circuit further includes a first current sensing circuit having an input coupled to the output of the first power converter, and an output coupled to the first input of the second power converter control circuit. The integrated circuit further includes a second current sensing circuit having an input coupled to the output of the second power converter, and an output coupled to the second input of the second power converter control circuit. The second power converter control circuit is free of connection with the reference voltage line.

[0004] In further described examples, a device includes a first power converter having an input and an output. The device further includes a second power converter having an input and an output. The input of the second power converter is free of connection to the input of the first power converter. The device further includes a power management integrated circuit (PMIC) having an input coupled to the outputs of the first and second power converters. The device

1

further includes one or more data storage device components coupled to the power management PMIC.

[0005] In more described examples, a device includes a first power converter having an input and an output. The device further includes a second power converter having an input and an output. The input of the second power converter is free of connection to the input of the first power converter. The output of the second power converter is coupled to the output of the first power converter. The device further includes first control circuitry configured to control the first power converter based on a signal indicative of the voltage at the output of the first power converter and a reference voltage. The device further includes second control circuitry configured to control the second power converter based on a signal indicative of a current at the output of the first power converter and a signal indicative of a current at the output of the second power converter.

[0006] In other described examples, a method includes receiving a first voltage at a first input and a second voltage at a second input. A voltage level of the first voltage is different than a voltage level of the second voltage. The method further includes combining, with a first power converter and a second power converter, power received from the first and second inputs into a single power rail. The method further includes controlling the second power converter such that the second power converter outputs an amount of current to the single power rail that is proportional to an amount of current output to the single power rail by the first power converter.

BRIEF DESCRIPTION OF THE DRAWINGS

[0007] FIG. 1 is a block diagram of an example powered system according to this disclosure.

[0008] FIG. 2 is a block diagram of an example powered system that may be used to implement the powered system of FIG. 1.

[0009] FIG. 3 is a block diagram of an example power balancer that may be used in the powered systems of FIGS. 1 and 2.

[0010] FIG. 4 is a block diagram of another example power balancer according to this disclosure.

[0011] FIGS. 5 and 6 are schematic diagrams of additional example power balancers according to this disclosure.

[0012] FIG. 7 is a flow diagram of an example technique for combining and balancing power according to this disclosure.

DETAILED DESCRIPTION OF EXAMPLE EMBODIMENTS

[0013] This disclosure describes techniques for combining power supplied by at least two different power supply rails into a single output power rail. The power rail combining techniques described in this disclosure may use at least two different power converters with their outputs coupled together and with their inputs coupled to different power supply rails to combine two voltages into a single, regulated output voltage that may be used to supply power to one or more devices.

[0014] Combining different power rails into a single output power rail may allow devices that are configured to receive power via a single power supply rail to be used in legacy systems that include two different power supply rails, while still allowing such devices to draw power from each of the legacy power supply rails. In this way, powered devices that use a single power supply may be retrofitted into legacy systems in a relatively power-efficient manner and without requiring replacement of the existing power supply infrastructure in such systems.

[0015] This disclosure also describes techniques for balancing the power supplied by at least two different power supply rails when combining the power from such rails into a single output power rail. The power balancing techniques may include controlling at least two power converters that are used to combine at least two different power supply rails such that a first one of the power converters outputs an amount of current to the single power rail that is proportional to and/or equal to the amount of current output by another of the power converters.

[0016] Controlling the currents that are output by the power converters in this manner may allow the amount of power drawn from each of the power supply rails to be controlled. In this way, the relative amount of power drawn from multiple different supply rails may be dynamically balanced at a target balancing ratio.

[0017] In storage applications, servers have traditionally used hard disk drives (HDDs) for the storage of data. Recently, however, solid-state drives (SSDs) have been generating interest due to their low power consumption, fast operation and high reliability. HDD systems and SSD systems may have different power supply requirements. For example, spinning hard drives may use two separate power rails with two separate voltages (e.g., 12 volts (V) and 5V), both of which may be needed to operate the spinning hard drives. SSD drives, on the other hand, may include a power management integrated circuit (PMIC) which generates multiple low voltages from a single input voltage. For HDD and SSD systems, the different number of power supply

3

voltages and rails may pose significant challenges with respect to power processing when retrofitting HDD type systems with SSDs.

[0018] In some examples, the techniques of this disclosure may use two power converters to combine two separate power supply rails in an HDD type system into a single, regulated output voltage rail that is suitable for use by one or more SSD components and/or for a power management integrated circuit (PMIC) that supplies power to one or more SSD components. For example, each of the two power converters may have an input that is coupled to a respective power supply rail (e.g., 12V or 5V), and the outputs of the power converters may be coupled together to generate a single output power rail for one or more SSD components and/or a PMIC.

[0019] Combining HDD power supply rails in this manner may allow legacy HDD power distribution systems to be used to power an SSD data storage device, while at the same time allowing the SSD data storage device to draw power from each of the legacy HDD power supply rails. In this way, SSDs may be retrofitted into legacy HDD systems in a relatively power-efficient manner and without requiring replacement of the existing HDD power distribution infrastructure.

[0020] One technique for retrofitting HDD type systems with SSDs is to use two separate PMICs (i.e., one for each power rail) and to statically allocate approximately half the load to the 5V rail and approximately half the load to the 12V rail. Doing so may keep the total power under the power envelope requirements. However, this technique may not be ideal because the power drawn from each of the rails may not be perfectly balanced between 12V rails and 5V rails due to non-idealities in the converters and/or due to dynamics in the various loads.

[0021] The techniques in this disclosure may be used to actively balance power between two HDD power supply inputs that are combined into a single output voltage rail. For example, when two power converters are used to combine two HDD power supply inputs into a single output, a first one of the power converters may be configured to regulate the output voltage of the first power converter at a voltage that is suitable for supplying power to SSD components and/or to a PMIC that powers SSD components. A second power converter may be configured to regulate the output current of the second power converter at a level that is proportional to and/or substantially matches the level of current output by the first power converter.

[0022] Operating two power converters in this manner may allow the power drawn from each of the power supply rails to be dynamically balanced at a particular balancing ratio and/or

equalized during operation of the SSD. In this way, the power efficiency of a retrofitted SSD drive may be improved compared to systems that statically allocate SSD components to individual HDD power rails based on worst case power consumption estimates. Also, the techniques of this disclosure may simplify power design across platforms by making a unified output which may feed, in some cases, all downstream supplies.

[0023] FIG. 1 is a block diagram of an example powered system 10 according to this disclosure. Powered system 10 includes a power supply 12, a power balancer 14, a powered device 16, voltage rails A, B and a combined voltage rail C.

[0024] Power supply 12 includes outputs 26, 28. Power balancer 14 includes inputs 30, 32, and an output 34. Powered device 16 includes an input 36.

[0025] Outputs 26, 28 of power supply 12 are coupled, respectively, to inputs 30, 32 of power balancer 14 via voltage rails A, B. Output 34 of power balancer 14 is coupled to input 36 of powered device 16 via combined voltage rail C.

[0026] Example operation of powered system 10 will now be described. Power supply 12 regulates each of voltage rails A, B at a respective direct current (DC) voltage level. In some examples, the DC voltage level of voltage rail B may be different than the DC voltage level of voltage rail A. Power balancer 14 receives the voltages on voltage rails A, B at inputs 30, 32, respectively, and combines the voltages to generate the voltage on combined voltage rail C at output 34. In some examples, power balancer 14 may dynamically balance the power drawn from voltage rails A, B such that the power drawn from voltage rail A substantially equals and/or is proportional to the power drawn from voltage rail B. Power balancer 14 may provide power to powered device 16 via combined voltage rail C. Powered device 16 may perform one or more device operations and/or power one or more device components based on power received from combined voltage rail C.

[0027] As discussed above, power supply 12 may regulate each of voltage rails A, B at a direct current (DC) voltage level. Regulating each of voltage rails A, B at a DC voltage level may refer to outputting a respective voltage level on each of voltage rails A, B where the respective voltage level remains substantially constant over a range of load impedances. Accordingly, power supply 12 may act as a set of independent voltage sources, such as: a first independent voltage source that produces a substantially constant voltage on voltage rail A; and a second independent voltage source that produces a substantially constant voltage on voltage rail B.

[0028] In some examples, power supply 12 may be a hard disk drive (HDD) power supply that is configured to output regulated voltages suitable for powering HDD components. For example, voltage rail A may be regulated at 12 volts (V), and voltage rail B may be regulated at 5V. Or, voltage rail A may be regulated at 12V, and voltage rail B may be regulated at 3.3V.

[0029] As discussed above, power balancer 14 receives the voltages on voltage rails A, B and combines the voltages to generate a single output voltage on combined voltage rail C. Specifically, power balancer 14 receives a first voltage at input 30 and a second voltage at input 32, and combines the first and second voltages to generate the output voltage on combined voltage rail C. Combining the first and second voltages may refer to combining power associated with the first and second voltages to generate a combined voltage. Accordingly, power balancer 14 may transfer power from input 30 to output 34 and from input 32 to output 34 by combining power received at inputs 30, 32 into a single output power rail (i.e., combined voltage rail C).

[0030] As further discussed above, power balancer 14 may dynamically balance the power drawn from voltage rails A, B such that the power drawn from voltage rail A substantially equals and/or is proportional to the power drawn from voltage rail B. Dynamically balancing the power drawn from voltage rails A, B may include dynamically balancing the current drawn from each of voltage rails A, B such that the amount of current drawn from voltage rail B multiplied by the voltage of voltage rail B is substantially equal to and/or proportional to the amount of current drawn from voltage rail A multiplied by the voltage of voltage rail A.

[0031] Power balancer 14 may include any circuitry configured to combine inputs 30, 32 into output 34 and/or to balance power drawn from voltage rails A, B. In some examples, power balancer 14 may include two separate power converters with outputs coupled together and inputs coupled to respective ones of inputs 30, 32. In some examples, the power converters may be DC-to-DC power converters, such as, e.g., buck converters, boost converters, isolated converters, and low-dropout regulators (LDOs).

[0032] Powered device 16 may be any combination of one or more devices that are powered by combined voltage rail C. In some examples, powered device 16 may be a solid-state drive (SSD) that includes a power management integrated circuit (PMIC) and one or more SSD components. In further examples, powered device 16 may be a PMIC.

[0033] According to this disclosure, power balancer 14 may combine power supplied by at

least two different power supply rails (e.g., voltage rails A, B) into a single output power rail (i.e., combined voltage rail C). Combining different power rails into a single output power rail may allow devices that are configured to receive power via a single power supply rail to be used in legacy systems that include two different power supply rails, while still allowing such devices to draw power from each of the legacy power supply rails. In this way, powered devices that use a single power supply may be retrofitted into legacy systems in a relatively power-efficient manner and without requiring replacement of the existing power supply infrastructure in such systems.

[0034] According to this disclosure, power balancer 14 may control the relative amounts of power supplied by at least two different power supply rails (e.g., voltage rails A, B) when combining the power into a single power rail. In this way, power balancer 14 may balance the amount of power drawn from each of the power supply rails to a target balancing ratio, thereby increasing the power efficiency of the system.

[0035] FIG. 2 is a block diagram of an example powered system 40 that may be used to implement powered system 10 illustrated in FIG. 1. Powered system 40 includes similar components to those illustrated in FIG. 1 except that powered device 16 has been replaced by solid-state drive 42. In some examples, solid-state drive 42 may correspond to (and be used to) implement powered device 16 illustrated in FIG. 1.

[0036] Solid-state drive 42 includes a power management integrated circuit (PMIC) 44, SSD components 46A, 46B, 46C (collectively, "SSD components 46"), and an input 48. Input 48 is coupled to output 34 of power balancer 14 via combined voltage rail C.

[0037] PMIC 44 includes an input 50 that is coupled to output 34 of power balancer 14 via combined voltage rail C. Input 50 may correspond to input 48 of solid-state drive 42. PMIC 44 also includes outputs 52A, 52B, 52C (collectively, "outputs 52"). Each of outputs 52 is coupled to a respective one of SSD components 46.

[0038] Solid-state drive 42 may store and retrieve data for a client system. Solid-state drive 42 may be powered completely or at least in part by combined voltage rail C. Because power balancer 14 transfers power from power supply 12 to combined voltage rail C, solid-state drive 42 may also said to be powered completely or in part by voltage rail A and voltage rail B of power supply 12.

[0039] PMIC 44 may receive power via input 50, and manage the distribution of received

power to SSD components 46 via outputs 52. Managing the distribution of received power to SSD components 46 may involve outputting a regulated voltage on each of outputs 52. The regulated voltages output on each of outputs 52 may be the same or different. In some examples, PMIC 44 may perform one or more of the following functions: power management, voltage regulation, DC-to-DC conversion, voltage scaling, dynamic voltage scaling, dynamic frequency scaling, and power sequencing.

[0040] In some examples, solid-state drive 42 may store data without using a motor or mechanically spinning disks. For example, solid-state drive 42 may store data using a memory array and/or an integrated circuit array that is accessed via an electronic interface.

[0041] Each of SSD components 46 may receive power from PMIC 44 via a respective one of power lines coupled to outputs 52. SSD components 46 may be any components that assist in the operation of solid-state drive 42. In some examples, SSD components 46 may include one or more of controllers, memory arrays, integrated circuit storage arrays, and other components used by an SSD.

[0042] In some examples, power supply 12 may be an HDD power supply that is configured to output voltages suitable for powering an HDD. For example, power supply 12 may output a 12V voltage on voltage rail A and either 5V or 3.3V voltage on voltage rail B. Other combinations are also possible. In such examples, voltage rails A, B may be referred to as HDD power supply rails.

[0043] In examples where voltage rails A, B are HDD power supply rails, power balancer 14 may use two power converters to combine two separate HDD power supply rails (e.g., voltage rails A, B) of powered system 40 into a single, regulated output voltage rail (e.g., combined voltage rail C) that is suitable for use by PMIC 44 and/or SSD components 46. For example, each of the two power converters may have an input that is coupled to a respective power supply rail (e.g., voltage rails A, B), and the outputs of the power converters may be coupled together to generate a single output voltage rail for PMIC 44 and/or SSD components 46.

[0044] Combining HDD power supply rails in this manner may allow legacy HDD power distribution systems (e.g., voltage rails A, B) to be used to power solid-state drive 42, while at the same time allowing solid-state drive 42 to draw power from each of the legacy HDD power supply rails. In this way, solid-state drive 42 may be retrofitted into legacy HDD systems in a relatively power-efficient manner and without requiring replacement of the existing HDD power

supply infrastructure.

[0045] The techniques in this disclosure may be used to actively balance power between two HDD power supply inputs that are combined into a single output voltage rail. Operating two power converters in this manner may allow the power drawn from each of the HDD power supply rails to be dynamically balanced at a particular ratio and/or equalized during operation of solid-state drive 42. In this way, the power efficiency of a retrofitted SSD drive may be improved compared to systems that statically allocate SSD components to individual HDD power rails based on worst case power consumption estimates. Also, in some examples, the techniques of this disclosure may simplify power design across platforms by making a unified output, which may feed all downstream supplies.

[0046] FIG. 3 is a block diagram of an example power balancer 14 that may be used in the powered systems of FIGS. 1 and 2. Although usable in either of the systems of FIGS. 1 and 2, for purposes of explanation, power balancer 14 of FIG. 3 will be illustrated and described as being used in powered system 40 of FIG. 2.

[0047] Power balancer 14 includes power converters 54, 56. Power converter 54 includes an input 58 and an output 60. Power converter 56 includes an input 62 and an output 64. Input 58 is coupled to voltage rail A, and input 62 is coupled to voltage rail B. Output 60 is coupled to output 64, and both of outputs 60, 64 are coupled to input 50 of PMIC 44.

[0048] Power converter 54 may receive power at input 58 and transfer some or all of the received power to output 60 for use by PMIC 44. Power converter 56 may receive power at input 62 and transfer some or all of the received power to output 64 for use by PMIC 44.

[0049] In some examples, each of power converters 54, 56 may convert the voltage received at their respective inputs 58, 62 to other respective voltages, and output the respective voltages at outputs 60, 64. Similarly, each of power converters 54, 56 may convert the current received at their respective inputs 58, 62 to other respective currents, and output the respective currents at outputs 60, 64. Accordingly, power converters 54, 56 may convert the form of power received at inputs 58, 62 to another form of power at outputs 60, 64.

[0050] In some examples, power converter 54 may regulate the voltage produced at output 60 such that the voltage is substantially equal to and/or proportional to a reference voltage. The reference voltage may correspond to and/or be proportional to a specified power rail voltage for PMIC 44. In such examples, power converter 56 may regulate the current produced at output 64

such that the amount of current produced by power converter 56 at output 64 is substantially equal to and/or proportional to the amount of current produced by power converter 54 at output 60.

[0051] In some examples, each of power converters 54, 56 may be a DC-to-DC converter. In further examples, power converters 54, 56 may be any combination of buck converters (e.g., synchronous buck converters), boost converters, isolated converters, low-dropout (LDO) regulators, linear power converters (e.g., linear voltage regulators), switching power converters (e.g., switching voltage regulators), or other DC-to-DC converters.

[0052] In some examples, power balancer 14 may be used to combine power rails that are associated with power supplies in HDD type systems. Using two power converters 54, 56 to combine HDD power supply rails in the manner shown by FIG. 3 may allow legacy HDD power distribution systems to be used to power PMIC 44 (and corresponding SSD data storage devices), while at the same time allowing the SSD data storage devices to draw power from each of the legacy HDD power supply rails. In this way, SSDs may be retrofitted into legacy HDD systems in a relatively power-efficient manner and without requiring replacement of the existing HDD power supply and distribution infrastructure. Also, combining the power rails in this manner may simplify power design across platforms by making a unified output which may feed, in some cases, all downstream supplies.

[0053] Another technique for retrofitting HDD type systems with SSDs involves using two separate power chains with two separate power converters and two separate PMICs (i.e., one power converter and PMIC for each power rail). A system designer may statically allocate approximately half the load to the 5V rail and approximately half the load to the 12V rail. Doing so may keep the total power under the power envelope requirements. However, this technique may not be ideal because the power drawn from each of the rails may not be perfectly balanced between 12V rails and 5V rails due to non-idealities in the converters and/or due to dynamics in the various loads.

[0054] Causing power converter 56 to regulate the current at output 64 such that it is substantially the same as and/or proportional to the amount of current output by power converter 54 at output 60 may allow power balancer 14 to actively and dynamically balance power between two HDD power supply inputs that are combined into a single output voltage rail. Operating two power converters 54, 56 in this manner may allow the power drawn from each of

the power supply rails to be dynamically balanced at a particular ratio and/or equalized during operation of the SSD. In this way, the power efficiency of a retrofitted SSD drive may be improved compared to systems that statically allocate SSD components to individual HDD power rails based on worst case power consumption estimates.

[0055] FIG. 4 is a block diagram of another example power balancer 80 according to this disclosure. Power balancer 80 may be used to implement any of power balancers 14 illustrated in FIGS. 1-3.

[0056] Power balancer 80 includes power converters 82, 84, power converter control circuits 86, 88, and current sensing circuits 90, 92. Power converter 82 includes a voltage input 94, a control input 96, and an output 98. Power converter 84 also includes a voltage input 100, a control input 102, and an output 104. Power converter control circuit 86 includes a reference input 106, a feedback input 108, and an output 110. Power converter control circuit 88 also includes a reference input 112, a feedback input 114, and an output 116. Current sensing circuit 90 includes an input 118, and an output 120. Current sensing circuit 92 also includes an input 122 and an output 124.

[0057] Voltage input 94 of power converter 82 is coupled to input voltage A. Voltage input 100 of power converter 84 is coupled to input voltage B. Output 98 of power converter 82 is coupled to output 104 of power converter 84. Outputs 98, 104 of power converters 82, 84 may form an output voltage for power balancer 80. Input voltage A, input voltage B, and the output voltage may correspond, respectively, to voltage rail A, voltage rail B, and combined voltage rail C in FIGS. 1 and 2. In some cases, input voltage A may form input 30 for power balancer 14 shown in any of FIGS. 1-3, input voltage B may form input 32 for power balancer 14, and the output voltage may form output 34 for power balancer 14 shown in any of FIGS. 1-3.

[0058] Reference input 106 of power converter control circuit 86 is coupled to input voltage A. Feedback input 108 of power converter control circuit 86 is coupled to output 98 of power converter 82. Output 110 of power converter control circuit 86 is coupled to control input 96 of power converter 82.

[0059] Output 98 of power converter 82 is coupled to input 118 of current sensing circuit 90. Output 120 of current sensing circuit 90 is coupled to reference input 112 of power converter control circuit 88. Output 104 of power converter 84 is coupled to input 122 of current sensing circuit 92. Output 124 of current sensing circuit 92 is coupled to feedback input 114 of power

converter control circuit 88. Output 116 of power converter control circuit 88 is coupled to control input 102 of power converter 84.

[0060] Example operation of power balancer 80 will now be described. Power converter 82 may receive power at voltage input 94 and transfer some or all of the received power to output 98. Power converter 84 may receive power at voltage input 100 and transfer some or all of the received power to output 104. Collectively, power converters 82, 84 may combine the powered received at voltage inputs 92, 100 into a single power rail that supplies the output voltage for power balancer 80.

[0061] Power converter control circuit 86 receives via feedback input 108 a signal indicative of the voltage at output 98 of power converter 82. Power converter control circuit 86 also receives a reference voltage signal via reference input 106. Power converter control circuit 86 generates a control signal based on the signal indicative of the voltage at output 98 of power converter 82 and the reference voltage signal. Power converter control circuit 86 may generate the control signal such that the control signal causes power converter 82 to regulate output 98 of power converter 82 at a voltage level that is equal to and/or proportional to the reference voltage received via reference input 106. Power converter control circuit 86 outputs the control signal at output 110, which is received by power converter 82 at control input 96.

[0062] Current sensing circuit 90 generates a signal indicative of the amount of current produced by power converter 82 at output 98, and outputs the signal indicative of the amount of current via output 120. Similarly, current sensing circuit 92 generates a signal indicative of the amount of current produced by power converter 84 at output 104, and outputs the signal indicative of the amount of current via output 124.

[0063] Power converter control circuit 88 receives via reference input 112 the signal indicative of the amount of current produced by power converter 82. Power converter control circuit 88 receives via feedback input 114 the signal indicative of the amount of current produced by power converter 84. Power converter control circuit 88 generates a control signal based on the signal indicative of the current produced by power converter 82 and the signal indicative of the current produced by power converter control circuit 88 may generate the control signal such that the control signal causes power converter 84 to regulate the amount of current produced at output 104 at a level that is substantially equal to and/or proportional to the amount of current produced at output 98 of power converter 82. Power converter control circuit 88

outputs the control signal at output 116, which is received by power converter 84 at control input 102.

[0064] Power converter control circuit 86 and power converter 82 may together regulate the voltage level of the output voltage of power converter 82 at a voltage level that is equal to or proportional to the reference voltage. Power converter control circuit 88 and power converter 84 may together balance the currents that are output by each of power converters 82, 84 such that the amount of current output by power converter 84 substantially equals and/or is proportional to the amount of current output by power converter 82.

[0065] The reference voltage may be supplied internally by power balancer 80 or may be an external input to power balancer 80. The reference voltage may be indicative of a voltage at which output 98 of power converter 82 is to be regulated. In some examples, the voltage at which output 98 is to be regulated may correspond to and/or be proportional to a power supply voltage requirement or specification for a PMIC or other powered device that is powered by power balancer 80.

[0066] In some examples, the signal indicative of the voltage at output 98 of power converter 82 may be the actual voltage at output 98. For example, output 98 may be directly coupled or electrically coupled to feedback input 108.

[0067] In some examples, inputs 118, 122 of current sensing circuits 90, 92 may be magnetically coupled, respectively to outputs 98, 104 of power converters 82, 84. In further examples, inputs 118, 122 of current sensing circuits 90, 92 may be directly coupled, respectively to outputs 98, 104 of power converters 82, 84.

[0068] In some examples, current sensing circuits 90, 92 may each include one or more sensing elements (e.g., resistors) that are placed along current paths between outputs 98, 104 of power converters 82, 84 and the output of power balancer 80. In such examples, when output 98 of power converter 82 is said to be coupled to output 104 of power converter 84, output 98 may be coupled to output 104 through the one or more sensing elements that are placed in series along the current paths between outputs 98, 104 and the output of power balancer 80.

[0069] As discussed above, power converter control circuit 86 may generate a control signal such that the control signal causes power converter 82 to regulate output 98 of power converter 82 at a level that is equal to and/or proportional to the reference voltage received via reference input 106. In some examples, the control signal may be a function of and/or indicative of a

difference between the signal received at feedback input 108 and the reference voltage received at reference input 106. For example, the control signal may be equal to the difference between the signal received at feedback input 108 and the reference voltage received at reference input 106. In additional examples, the control signal may be a filtered version of the difference between the signal received at feedback input 108 and the reference voltage received at reference input 106 (e.g., a proportional-integral (PI) filtered version of the difference between the signal received at feedback input 108 and the reference voltage received at reference input 106).

[0070] As also discussed above, power converter control circuit 88 may generate a control signal such that the control signal causes power converter 84 to regulate the amount of current produced at output 104 at a level that is substantially equal to and/or proportional to the amount of current produced at output 98 of power converter 82. In some examples, the control signal may be a function of and/or indicative of a difference between the signals received at reference input 112 and feedback input 114. For example, the control signal may be equal to the difference between the signals received at reference input 112 and feedback input 114. In additional examples, the control signal may be a filtered version of the difference between the signals received at reference input 112 and feedback input 114 (e.g., a PI filtered version of the difference between the signals received at reference input 112 and feedback input 114).

[0071] In some examples, each of power converters 54, 56 may be a DC-to-DC converter. In further examples, power converters 54, 56 may be any combination of buck converters (e.g., synchronous buck converters), boost converters, isolated converters, low-dropout (LDO) regulators, linear power converters (e.g., linear voltage regulators), switching power converters (e.g., switching voltage regulators), or other DC-to-DC converters. Power converters 54, 56 need not by the same type of power converter.

[0072] In examples where power converters 54, 56 are DC-to-DC converters that include a pass element (e.g., a pass transistor in a buck converter, boost converter, or LDO), the control signals output by power converter control circuits 86, 88 may control the amount of power and/or current passed by the pass element. For example, the control signal may control the gate of a transistor.

[0073] In examples where power converters 54, 56 are linear voltage power converters (e.g., LDOs), the amplitude of the control signal output by power converter control circuit 86 may vary based on the difference between the voltage at output 98 of power converter 82 and the reference

voltage. Similarly, in some examples, the amplitude of the control signal output by power converter control circuit 88 may vary based on the difference between the amount current produced at output 98 of power converter 82 and the amount of current produced at output 104 of power converter 84. In such examples, the control signals output by power converter control circuits 86, 88 may be used for regulating the on resistance of respective pass transistors in each of power converters 82, 84.

[0074] In examples where power converters 54, 56 are switching voltage power converters (e.g., buck converters, boost converters), the duty cycle of the control signal output by power converter control circuit 86 may vary based on the difference between the voltage at output 98 of power converter 82 and the reference voltage. Similarly, in some examples, the duty cycle of the control signal output by power converter control circuit 88 may vary based on the difference between the amount current produced at output 98 of power converter 82 and the amount of current produced at output 104 of power converter 84. In such examples, the control signals output by power converter control circuits 86, 88 may be used for regulating the duty cycle of relatively high frequency signals that are coupled to respective pass transistors in each of power converters 82, 84.

[0075] FIG. 5 is a schematic diagram of an example power balancer 130 that may be used to implement power balancer 80 illustrated in FIG. 4 according to this disclosure. Same or similar components between FIGS. 4 and 5 have been numbered with identical reference numerals.

[0076] Power converter 82 includes a high-side transistor 132, a low-side transistor 134, an inductor 136, gate drivers 138, 140, and an inverter 142. High-side transistor 132 includes: (a) a drain terminal coupled to voltage input 94, (b) a gate terminal coupled to an output of gate driver 138, and (c) a source terminal coupled to a drain terminal of low-side transistor 134 and a first terminal of inductor 79. Low-side transistor 134 includes: (a) a drain terminal coupled to the source terminal of high-side transistor 132 and the first terminal of inductor 136, (b) a gate terminal coupled to an output of gate driver 140, and (c) a source terminal coupled to a ground reference voltage.

[0077] Gate driver 138 includes an input coupled to control input 96, and an output coupled to the gate of high-side transistor 132. Inverter 142 includes an input coupled to control input 96, and an output coupled to an input of gate driver 140. Gate driver 140 includes an input coupled to the output of inverter 142, and an output coupled to the gate of low-side transistor 134.

[0078] Inductor 136 includes a first terminal coupled to the source of high-side transistor 132 and to the drain of low-side transistor 134. Inductor 136 further includes a second terminal coupled to output 98.

[0079] Power converter 84 includes transistors 144, 146, an inductor 148, gate drivers 150, 152, and an inverter 154. The components in power converter 84 are the same as those in power converter 82 and are arranged in a similar configuration. Accordingly, the arrangement of these components will not be described in further detail.

[0080] Power balancer 130 further includes a capacitor 156. Capacitor 156 includes: (a) a first terminal coupled to output 98 of power converter 82 and to output 104 of power converter 84, and (b) a second terminal coupled to a ground reference voltage. Although capacitor 156 is illustrated as being outside of power converters 82, 84, in other examples, capacitor 156 may form a part of one or both of power converters 82, 84. Each of power converters 82, 84 in power balancer 130 may be a synchronous buck converter.

[0081] Power converter control circuit 86 includes operational amplifiers 158, 160, capacitors 162, 164, and a resistor 166. Operational amplifier 158 includes: (a) a non-inverting input coupled to reference input 106, (b) an inverting input coupled to feedback input 108, to a first terminal of capacitor 162, and to a first terminal of capacitor 164, and (c) an output coupled to a non-inverting input of operational amplifier 160, a second terminal of capacitor 162, and a first terminal of resistor 166. Operational amplifier 160 includes: (a) an inverting input coupled to a sawtooth waveform signal, (b) a non-inverting input coupled to the output of operational amplifier 158, and (c) an output coupled to output 110. A second terminal of capacitor 164 is coupled to a second terminal of resistor 166. In some examples, another type of amplifier or differential amplifier may be substituted for one or both of operational amplifiers 158, 160 and/or for one or more of any of the other operational amplifiers described in this disclosure.

[0082] Operational amplifier 158, capacitors 162, 164, and resistor 166 may form a proportional-integral (PI) filter that generates a filtered difference between reference input 106 and feedback input 108. Operational amplifier 160 may form a signal generator that generates a control signal for power converter 82 based on the filtered difference between reference input 106 and feedback input 108.

[0083] Power converter control circuit 88 includes operational amplifiers 168, 170, capacitors 172, 174, and a resistor 176. The components in power converter control circuit 88 are the same

as those in power converter control circuit 86 and are arranged in a similar configuration. Accordingly, the arrangement of these components will not be described in further detail.

[0084] The operation of power balancer 130 will now be described. Power converter 82 transfers power from input voltage A to output 98 based on a control signal received at control input 96. The voltage at output 98 may be determined at least in part based on the duty cycle of control input 96. The control signal alternatively switches transistors 132, 134 on and off in a synchronous buck converter-like fashion to transfer power from voltage input 94 to output 98.

[0085] Power converter control circuit 86 generates a control signal to regulate the voltage at output 98 of power converter 82 at a voltage level determined by the reference voltage. To generate the control signal, the PI filter formed by operational amplifier 158, capacitors 162, 164, and resistor 166 compares the output voltage at output 98 of power converter 82 to the reference voltage, and generates a signal indicative of a filtered difference between the output voltage at output 98 of power converter 82 and the reference voltage.

[0086] Power converter control circuit 86 generates the control signal based on the signal indicative of the filtered difference between the output voltage of power converter 82 (i.e., the output voltage at output 98) and the reference voltage. To generate the control signal, operational amplifier 160 compares the signal indicative of the filtered difference between the output voltage of power converter 82 and the reference voltage to a sawtooth waveform, and generates a signal indicative of whether the signal indicative of the filtered difference between the output voltage of power converter 82 and the reference voltage is greater than or less than the sawtooth waveform at any given moment in time. This causes the duty cycle of the resulting signal to reflect the filtered difference between the output voltage of power converter 82 and the reference voltage.

[0087] The control loop formed by power converter control circuit 86 causes power converter 82 to regulate output 98 at a constant output voltage that is substantially equal to the reference voltage. If the output voltage at output 98 were to become greater than the reference voltage, then the output of the PI filter formed by operational amplifier 158, capacitors 162, 164, and resistor 166 would increase, thereby causing the duty cycle of the control signal to decrease, which in turn would cause power converter 82 to decrease the voltage at output 98. Similarly, if the output voltage at output 98 were to become less than the reference voltage, then the output of the proportional-integral filter formed by operational amplifier 158, capacitors 162, 164, and

17

resistor 166 would decrease, thereby causing the duty cycle of the control signal to increase, which in turn would cause power converter 82 to increase the voltage at output 98. In this way, power converter 82 and power converter control circuit 86 operate together to regulate the voltage level at output 98 such that the voltage level is substantially equal to the reference voltage.

[0088] Power converter 84 transfers power from input voltage B to output 104 based on a control signal received at control input 102. The current produced by power converter 84 at output 104 may be determined at least in part based on the duty cycle of control input 102. The control signal alternatively switches transistors 144, 146 on and off in a synchronous buck converter-like fashion to transfer power from voltage input 100 to output 104.

[0089] Current sensing circuit 90 generates a signal indicative of the current produced at output 98 of power converter 82. Current sensing circuit 92 generates a signal indicative of the current produced at output 104 of power converter 84.

[0090] Power converter control circuit 88 generates a control signal to regulate the current produced at output 104 of power converter 84 such that the amount of current produced at output 104 of power converter 84 is substantially equal to the amount of current produced at output 98 of power converter 82. To generate the control signal, the PI filter formed by operational amplifier 168, capacitors 172, 174, and resistor 176 compares the signal indicative of the current produced at output 104 of power converter 84 to the signal indicative of the current produced at output 98 of power converter 82, and generates a signal indicative of a filtered difference between the currents.

[0091] Power converter control circuit 88 generates the control signal based on the signal indicative of the filtered difference between the currents. To generate the control signal, operational amplifier 170 compares the signal indicative of the filtered difference between the currents to a sawtooth waveform, and generates a signal indicative of whether the signal indicative of the filtered difference between the currents is greater than or less than the sawtooth waveform at any given moment in time. This causes the duty cycle of the resulting signal to reflect the filtered difference between the output currents produced by power converters 82, 84.

[0092] The control loop formed by power converter control circuit 88 causes power converter control circuit 88 to regulate the amount current produced at output 104 at an amount of current that is approximately equal to the amount of current produced at output 98 of power converter

82. If the output current produced at output 104 were to become greater than the output current produced at output 98, then the output of the PI filter formed by operational amplifier 168, capacitors 172, 174, and resistor 176 would increase, thereby causing the duty cycle of the control signal to decrease, which in turn would cause power converter 84 to decrease the amount of current produced at output 104. Similarly, if the output current produced at output 104 were to become less than the output current produced at output 98, then the output of the proportional-integral filter formed by operational amplifier 168, capacitors 172, 174, and resistor 176 would decrease, thereby causing the duty cycle of the control signal to increase, which in turn would cause power converter 84 to increase the amount of current produced at output 104. In this way, power converter 84 and power converter control circuit 88 operate together to regulate the amount of current produced by power converter 82 at output 104 to substantially match the amount of current produced by power converter 84 at output 98.

[0093] Accordingly, power balancer 130 may combine two input voltages provided by two power supply rails into a single, regulated output voltage supply rail. Power balancer 130 may regulate the output voltage supply rail at the reference voltage, and may control power converters 82, 84 such that the amount of current drawn from each of power converters 82, 84 is approximately equal. In this way, power converter control circuit 86 may balance the power drawn from each of the two power supply rails.

[0094] FIG. 6 is a schematic diagram of an example power balancer 180 according to this disclosure. In some examples, power balancer 180 may be used to implement the power balancers illustrated in FIGS. 1 or 2. Power balancer 180 in FIG. 6 is similar to power balancer 130 shown in FIG. 5 except that an additional power converter 182, power converter control circuit 184, and current sensing circuit 186 have been added. Same or similar components between FIGS. 5 and 6 have been numbered with identical reference numerals.

[0095] Power converter 182 includes a high-side transistor 188, a low-side transistor 190, an inductor 192, gate drivers 194, 196, and an inverter 198. Power converter control circuit 184 includes operational amplifiers 200, 202, capacitors 204, 206, and a resistor 208. Power converter 182 further includes a voltage input 210, a control input 212, and an output 214. Power converter control circuit 184 further includes a reference input 216, a feedback input 218, and an output 220.

[0096] Voltage input 210 of power converter 182 is coupled to input voltage C. Control input

212 of power converter 182 is coupled to output 220 of power converter control circuit 184. Output 214 of power converter 182 is coupled to output 98 of power converter 82 and output 104 of power converter 84. Output 214, output 98, and output 104 may form the output voltage supply rail for power balancer 180.

[0097] Current sensing circuit 186 includes an input coupled to output 214 of power converter 182, and an output coupled to feedback input 218 of power converter control circuit 184. Current sensing circuit 186 generates a signal indicative of the current produced at output 214 of power converter 182. Reference input 216 is coupled to the output of current sensing circuit 92, and feedback input 218 is coupled to the output of current sensing circuit 186.

[0098] During operation, power converter control circuit 86 and power converter 82 regulate the voltage at output 98 such that the voltage is substantially equal to the reference voltage. Power converter control circuit 88 and power converter 84 regulate the amount of current produced at output 104 such that the amount of the amount of current produced at output 104 of power converter 84 is substantially equal to the amount of current produced at output 98 of power converter 82. Power converter control circuit 184 and power converter 182 regulate the amount of current produced at output 214 such that the amount of the amount of current produced at output 214 of power converter 182 is substantially equal to the amount of current produced at output 104 of power converter 84. In this way, power balancer 180 may combine three different input power rails while balancing the power drawn from each of the power rails.

[0099] FIG. 7 is a flow diagram of an example technique for combining and balancing power according to this disclosure. The technique illustrated in FIG. 7 may be used in any of the systems or power converters described in this disclosure.

[0100] Power balancer 14 receives a first voltage at a first input (240). Power balancer 14 receives a second voltage at a second input (242). In some examples, the voltage level of the first voltage is different than a voltage level of the second voltage. Power balancer 14 combines, with power converters 82, 84, power received from the first and second inputs (i.e., received from the first and second input voltages) into a single power rail (244). Power balancer 18 controls power converter 84 such that power converter 84 outputs an amount of current to the single power rail that is proportional to an amount of current output to the single power rail by power converter 82 (246). In some examples, power balancer 14 may control power converters 82, 84 such that each of power converters 82, 84 outputs a same amount of current to the single

power rail

[0101] In some examples, as shown in FIGS. 1-4, this disclosure describes an integrated circuit (e.g., power balancers 14, 80) that includes a first input 30, a second input 32, and an output 34. The integrated circuit includes a power converter 82 having: (a) a voltage input 94 coupled to input 30 of the integrated circuit, (b) a control input 96, and (c) an output 98 coupled to output 34 of the integrated circuit. The integrated circuit further includes a power converter 84 having: (a) a voltage input 100 coupled to input 32 of the integrated circuit, (b) a control input 102, and (c) an output 104 coupled to output 98 of power converter 82 and to output 34 of the integrated circuit.

[0102] The integrated circuit further includes a power converter control circuit 86 having: (a) a reference input 106 coupled to a reference voltage lead, (b) a feedback input 108 coupled to output 98 of power converter 82, and (c) an output 110 coupled to control input 96 of power converter 82. The integrated circuit further includes a power converter control circuit 88 having: (a) a reference input 112, (b) a feedback input 114, and (c) an output 116 coupled to control input 102 of power converter 84.

[0103] The integrated circuit further includes a current sensing circuit 90 having: (a) an input 118 coupled to output 98 of power converter 82, and (b) an output 120 coupled to reference input 112 of power converter control circuit 88. The integrated circuit further includes a current sensing circuit 92 having: (a) an input 122 coupled to output 104 of power converter 84, and (b) an output 124 coupled to the feedback input 114 of power converter control circuit 88. In some examples, voltage input 94 of power converter 82 is free of connection to voltage input 100 of power converter 84. In further examples, power converter control circuit 88 is free of connection to the reference voltage lead and/or the reference voltage.

[0104] In some examples, power converters 82, 84 are buck converters. In further examples, power converters 82, 84 are low-dropout regulators (LDOs).

[0105] In additional examples, power converter 82 is a first type of power converter, and power converter 84 is a second type of power converter. For example, power converter 82 may be a buck converter, and power converter 84 may be an LDO. As another example, power converter 82 may be an LDO, and power converter 84 may be a buck converter. Other types of power converters include buck converters (e.g., synchronous buck converters, non-synchronous buck converters), boost converters, isolated converters, low-dropout (LDO) regulators, linear

power converters (e.g., linear voltage regulators), switching power converters (e.g., switching voltage regulators), or other DC-to-DC converters.

[0106] In some examples, input 118 of current sensing circuit 90 is magnetically coupled to output 98 of power converter 82, and input 122 of current sensing circuit 92 is magnetically coupled to output 104 of power converter 84. In additional examples, input 118 of current sensing circuit 90 is electrically coupled to output 98 of power converter 82, and input 122 of current sensing circuit 92 is electrically coupled to output 104 of power converter 84

[0107] In some examples, power converter 82 and power converter control circuit 86 regulate a voltage produced at output 98 of power converter 82 such that a magnitude of the voltage is proportional to a magnitude of the reference voltage. In such examples, power converter 84 and power converter control circuit 88 regulate a current produced at output 104 of power converter 84 such that a magnitude of the current is proportional to a magnitude of a current produced at output 98 of power converter 82.

[0108] In some examples, power converter 82 and power converter control circuit 86 regulate a voltage produced at output 98 of power converter 82 such that a magnitude of the voltage is equal to a magnitude of the reference voltage. In additional examples, power converter 84 and power converter control circuit 88 regulate a current produced at output 104 of power converter 84 such that a magnitude of the current is equal to a magnitude of a current produced at output 98 of power converter 82.

[0109] In some examples, the integrated circuit may be part of a powered system that further includes a powered device 16 (e.g., FIGS. 1 and 2) having input 36 coupled to each of the outputs 98, 104 of power converters 82, 84. In some examples, powered device 16 is a PMIC 44. In such examples, the powered device may be a solid-state drive, and PMIC 44 is coupled to one or more of SSD components 46.

[0110] In some examples, the powered system may include a power supply 12 (e.g., FIGS. 1 and 2) having an output 26 coupled to voltage input 94 of power converter 82, and an output 28 coupled to output 98 of power converter 84. In some examples, power supply 12 may be configured to output a first voltage at output 26 of power supply 12 and a second voltage at output 28 of power supply 12, and the magnitude of the first voltage may be different than the magnitude of the second voltage.

[0111] In some examples, this disclosure describes, as shown for example in FIGS. 2 and 3, a

device that includes a power converter 54 having an input 58 and an output 60. The device further includes a power converter 56 having an input 62 and an output 64. The device further includes a PMIC 44 having an input 50 coupled to outputs 60, 64 of power converters 54, 56. The device further includes one or more data storage device components (e.g., SSD components 46) coupled to PMIC 44. In some examples, input 62 of power converter 56 is free of connection to input 58 of power converter 54.

[0112] In some examples, power converters 54, 56 are buck converters. In further examples, power converters 54, 56 are low-dropout regulators (LDOs). In additional examples, power converter 54 is a first type of power converter, and power converter 56 is a second type of power converter.

[0113] In some examples, power converter 54 is configured to regulate a voltage produced at output 60 of power converter 54 such that a magnitude of the voltage is proportional to a magnitude of the reference voltage. In such examples, power converter 56 is configured to regulate a current produced at output 64 of power converter 56 such that a magnitude of the current corresponds to a magnitude of a current produced at output 60 of power converter 54. In some examples, power converter 56 is configured to regulate the current produced at output 64 of power converter 56 without using a signal indicative of the voltage at output 64 of power converter 56.

[0114] In some examples, this disclosure describes a device that includes a power converter 82 having a voltage input 94 and an output 98. The device further includes a power converter 84 having a voltage input 100 and an output 104. Output 104 of power converter 84 is coupled to output 98 of power converter 82. The device further includes first control circuitry (e.g., power converter control circuit 86) configured to control power converter 82 based on a signal indicative of the voltage at the output of the first power converter and a reference voltage. The device further includes second control circuitry (e.g., power converter control circuit 88) configured to control the second power converter based on a signal indicative of a current at output 98 of power converter 82 and a signal indicative of a current at output 104 of power converter 84. In some examples, voltage input 100 of power converter 84 is free of connection to voltage input 94 of power converter 82.

[0115] In some examples, the second control circuitry controls the output 104 without using a signal indicative of a voltage at output 104 of power converter 84. In further examples, the

second control circuitry controls power converter 84 without using a signal indicative of the reference voltage.

[0116] In some examples, each of the power balancer circuits described in this disclosure (e.g., power balancers 14, 80, 130, 180) may be implemented on a single integrated circuit where the inputs of the respective power balancer circuit are coupled to respective input pins of the integrated circuit and the output of the respective power balancer circuit is coupled to output pins of the integrated circuit.

[0117] This disclosure describes control techniques to combine two voltage inputs into one voltage output with control of the amount of current that is supplied from each voltage input. In some examples, the techniques may include combining two independent input voltages into a single regulated output voltage.

[0118] In storage applications, spinning hard drives generally use two separate voltages, 12V and 5V. These two voltages may be necessary to operate the spinning hard drives. Recently, solid-state drives (SSDs) have been generating interest due to their low power consumption, fast operation and high reliability. SSDs may include a power management integrated circuit (PMIC) which generates multiple low voltages from a single input voltage. This makes retrofitting older, hard disk drive (HDD) type systems with SSDs more difficult as the HDD may have two separate input voltages.

[0119] One technique for dealing with retrofitting HDD type systems with SSDs is to roughly allocate half the load to the 5V rail and half the load to the 12V rail. Doing so may maximize the usable power consumption by keeping total power under the necessary power envelope. However this technique may not be ideal as the power is not perfectly balanced between 12V rails and 5V rails due to non-idealities in the converters and due to dynamics in the various loads. [0120] This disclosure describes techniques for actively balancing power between the two inputs and for combining the inputs into a single output suitable for SSD PMICs. In some examples, the techniques of this disclosure may use two power converters, one for the 12V rail and one for the 5V rail, the output of each converter may be combined into a single, regulated output. The 12V rail converter regulates it output voltage to a reference. The 5V rail converter regulates its output current to match, or be a percentage of, the 12V converters output current. In this way, the two input voltages can be combined onto a single regulated output with power drawn from each rail controlled by the 5V power converter.

[0121] The techniques described in this disclosure may be capable of actively balancing current between two separate inputs and combining them to a single rail. Other techniques may include using both rails as separate with only very rough (not active) current balancing.

[0122] One technique for retrofitting HDD type systems with SSDs is to use two separate PMICs (i.e., one for each power rail) and to statically allocate approximately half the load to the 5V rail and approximately half the load to the 12V rail. Accordingly, rather than combining the two inputs onto a single rail, the technique may maintain two separate rails, which are individually regulated. Such a technique may have one or more drawbacks. First, the amount of power may need to be equally distributed from the two inputs. To do so, an engineer may need to roughly partition the worst case loads such that one half are on one rail, the other half are on the second rail. Such partitioning may be a significant design challenge, and may lead to inaccuracies. Second, performing a static allocations based on worst case power estimates may reduce the ability flexibility to port this design to other products or product families. Because the loads may need to be roughly equally balanced among the two input voltages, the system needs to be redesigned with every next generation.

[0123] The techniques described in this disclosure may allow a user to increase their power envelope. Rather than being limited by the ability to balance powers (as with some other techniques), the techniques of this disclosure may make sure power delivered from each source is the same so that the total power envelope can be closer approached. Also, the techniques of this disclosure may simplify power design across platforms by making a unified output which may feed, in some cases, all downstream supplies.

[0124] As shown in FIG. 3, power balancer 14 may use two power converters 54, 56 to combine two separate inputs into a single, voltage regulated output. For example, in cases where power converters 54, 56 are buck converters, power balancer 14 may control one buck converter to regulate its output voltage. Power balancer 14 may regulate the other buck converter such that the output current matches the output current of the other buck converter. Power converters 54, 56 in FIG. 3 may be any type converters, including boost converters, LDOs, isolated converters, and other converters.

[0125] In some examples, the techniques of this disclosure may combine two input voltage sources into one, regulated output voltage source, while maintaining the output current of a first power converter equal to the output current of a second power converter.

[0126] As shown in FIG. 5, power converter 82 may be supplied by a first input voltage, VIN1. The output voltage of power converter 82 may be regulated by first measuring the output voltage and comparing it to a reference, VREF. Power converter control circuit 86 may use a compensation network (e.g., a proportional-integral (PI) compensation network as formed by operational amplifier 158, capacitors 162, 164 and resistor 166 as shown in FIG. 5) to generate a compensated error signal (e.g., output of operational amplifier 158), which is fed to a comparator (e.g., operational amplifier 162). The comparator compares the compensated error to a sawtooth to generate a square wave with a duty cycle. The duty cycle controls the output voltage to regulate VOUT to VREF by adjustment of the compensated error signal.

[0127] Power converter control circuit 88 may measure the current produced by power converter 82 and the current produced by power converter 84. The output current of power converter 82 becomes the reference for controlling power converter 84. In a similar manner, the control loop (e.g., formed by power converter control circuit 88) adjusts the duty cycle of the control signal power converter 84 so that its output current equals the output current of power converter 82.

[0128] In some examples, the current sensing performed by current sensing circuits 90, 92 and current sensing circuit 186 may be performed using any of variety of techniques, both internal to the chip and external to the chip. Although power converters 82, 84 are depicted as buck converters in FIG. 5, other power converters for processing power may be used, including, e.g., switching regulators or LDOs. The power switches may be internal to the chip or external to the chip

[0129] Although FIGS. 3-5 illustrate the techniques of this disclosure as being implemented with two power converters, the techniques of this disclosure may also be implemented with more than two power converters, as shown, e.g., in FIG. 6. In FIG. 6, the third power converter (e.g., power converter 182) current reference becomes the output current of the second power converter. In this way, the power combination and balancing techniques of this disclosure may be scalable to a higher and/or lower number of power converters.

[0130] In some examples, the techniques and circuitry described in this disclosure may be implemented on any combination of one or more integrated circuits.

[0131] Modifications are possible in the described embodiments, and other embodiments are possible, within the scope of the claims.

CLAIMS

What is claimed is:

1. An integrated circuit comprising:

a first input;

a second input;

an output;

a first power converter having: a voltage input coupled to the first input of the integrated circuit, a control input, and an output coupled to the output of the integrated circuit;

a second power converter having: a voltage input coupled to the second input of the integrated circuit, the voltage input of the second power converter being free of connection to the voltage input of the first power converter, a control input, and an output coupled to the output of the first power converter and to the output of the integrated circuit;

a first power converter control circuit having: a first input coupled to a reference voltage lead, a second input coupled to the output of the first power converter, and an output coupled to the control input of the first power converter;

a second power converter control circuit having: a first input, a second input, and an output coupled to the control input of the second power converter;

a first current sensing circuit having: an input coupled to the output of the first power converter, and an output coupled to the first input of the second power converter control circuit; and

a second current sensing circuit having: an input coupled to the output of the second power converter, and an output coupled to the second input of the second power converter control circuit, the second power converter control circuit being free of connection with the reference voltage lead.

- 2. The integrated circuit of claim 1, wherein first and second power converters are buck converters.
- 3. The integrated circuit of claim 1, wherein the first and second power converters are low-dropout regulators.
- 4. The integrated circuit of claim 1, wherein the first power converter is a first type of power converter, and the second power converter is a second type of power converter.
- 5. The integrated circuit of claim 1, wherein the input of the first current sensing circuit is

magnetically coupled to the output of the first power converter, and wherein the input of the second current sensing circuit is magnetically coupled to the output of the second power converter.

- 6. The integrated circuit of claim 1, wherein the input of the first current sensing circuit is electrically coupled to the output of the first power converter, and wherein the input of the second current sensing circuit is electrically coupled to the output of the second power converter.
- 7. The integrated circuit of claim 1, wherein the first power converter and the first power converter control circuit regulate a voltage produced at the output of the first power converter such that a magnitude of the voltage is proportional to a magnitude of a reference voltage, and wherein the second power converter and the second power converter control circuit regulate a current produced at the output of the second power converter such that a magnitude of the current is proportional to a magnitude of a current produced at the output of the first power converter.
- 8. The integrated circuit of claim 7, wherein the second power converter and the second power converter control circuit regulate the current produced at the output of the second power converter such that the magnitude of the current produced at the output of the second power converter is equal to the magnitude of the current produced at the output of the first power converter.
- 9. A device comprising:
 - a first power converter having an input and an output;
- a second power converter having an input and an output, the input of the second power converter being free of connection to the input of the first power converter;
- a power management integrated circuit (PMIC) having an input coupled to the outputs of the first and second power converters; and
 - one or more data storage device components coupled to the PMIC.
- 10. The device of claim 9, wherein first and second power converters are buck converters.
- 11. The device of claim 9, wherein the first and second power converters are low-dropout regulators.
- 12. The device of claim 9, wherein the first power converter is a first type of power converter, and the second power converter is a second type of power converter.
- 13. The device of claim 9, wherein the data storage device components are solid-state drive

components.

14. The device of claim 9, wherein the first power converter is configured to regulate a voltage produced at the output of the first power converter such that a magnitude of the voltage is proportional to a magnitude of a reference voltage, and wherein the second power converter is configured to regulate a current produced at the output of the second power converter such that a magnitude of the current is proportional to a magnitude of a current produced at the output of the first power converter.

- 15. The device of claim 14, wherein the second power converter and the second power converter control circuit regulate the current produced at the output of the second power converter such that the magnitude of the current produced at the output of the second power converter is equal to the magnitude of the current produced at the output of the first power converter.
- 16. The device of claim 14, wherein the second power converter is configured to regulate the current produced at the output of the second power converter without using a signal indicative of the voltage at the output of the second power converter.

17. A device comprising:

- a first power converter having an input and an output;
- a second power converter having an input and an output, the input of the second power converter being free of connection to the input of the first power converter, the output of the second power converter being coupled to the output of the first power converter;

first control circuitry configured to control the first power converter based on a signal indicative of the voltage at the output of the first power converter and a reference voltage; and

second control circuitry configured to control the second power converter based on a signal indicative of a current at the output of the first power converter and a signal indicative of a current at the output of the second power converter.

- 18. The device of claim 17, further comprising a powered device having an input coupled to each of the outputs of the first and second power converters.
- 19. The device of claim 18, wherein the powered device is a power management integrated circuit (PMIC).
- 20. The device of claim 19, wherein the powered device is a solid-state drive, and wherein the PMIC is coupled to one or more solid-state drive components.

21. The device of claim 17, further comprising a power source having: a first output coupled to the input of the first power converter, and a second output coupled to the input of the second power converter.

- 22. The device of claim 21, wherein the power source is configured to output a first voltage at the first output of the power source and a second voltage at the second output of the power source, and wherein a magnitude of the first voltage is different than a magnitude of the second voltage.
- 23. The device of claim 17, wherein the second control circuitry controls the second power converter without using a signal indicative of a voltage at the output of the second power converter.
- 24. The device of claim 17, wherein the second control circuitry controls the second power converter without using a signal indicative of the reference voltage.

25. A method comprising:


receiving a first voltage at a first input and a second voltage at a second input, a voltage level of the first voltage being different than a voltage level of the second voltage;


combining, with a first power converter and a second power converter, power received from the first and second inputs into a single power rail; and


controlling the second power converter such that the second power converter outputs an amount of current to the single power rail that is proportional to an amount of current output to the single power rail by the first power converter.


26. The method of claim 25, wherein controlling the second power converter includes:


controlling the second power converter such that the second power converter outputs an amount of current to the single power rail that is substantially equal to an amount of current output to the single power rail by the first power converter.














FIG. 7

International application No.

INTERNATIONAL SEARCH REPORT

PCT/US 2016/020469

CLASSIFICATION OF SUBJECT MATTER A. H02J 1/12 (2006.01) According to International Patent Classification (IPC) or to both national classification and IPC FIELDS SEARCHED Minimum documentation searched (classification system followed by classification symbols) H02J 1/10, 1/12, H02M 7/493 Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched Electronic data base consulted during the international search (name of data base and, where practicable, search terms used) PatSearch (RUPTO internal), USPTO, PAJ, Esp@cenet, DWPI, EAPATIS, PATENTSCOPE C. DOCUMENTS CONSIDERED TO BE RELEVANT Category* Citation of document, with indication, where appropriate, of the relevant passages Relevant to claim No. US 2014/0008987 A1 (IGRENENERGI SEMICONDUCTOR TECHNOLOGIES PVT. LTD.) 09.01.2014, Y fig. 1, 3, abstract, p. 2, [0026] 1-3, 5-11, 13-26 4, 12 Α SU 547751 A1 (SIGALOVSKY S. N.) 25.02.1977, fig. 1, claims, col. 3, lines 19-33, 1-3, 5-8, 10, 11, 14-26 Y 47-58, col. 4, lines1-8 9-11, 13-16, 19, 20 US 7856519 B2 (TREK 2000 INTERNATIONAL LTD.) 21.12.2010, fig. 1, col. 4, Y last par., col. 5, par. 1 US 3356855 A (NIPPON ELECTRIC COMPANY) 05.12.1967, fig. 3 2, 10 Y Y SU 1275641 A1 (LVOVSKY POLITEKHNICHESKY INSTITUT IM. 5 LENINSKOGO KOMSOMOLA) 07.12.1986, fig. 1, claims Further documents are listed in the continuation of Box C. See patent family annex. "T" Special categories of cited documents: later document published after the international filing date or priority date and not in conflict with the application but cited to understand "A" document defining the general state of the art which is not considered the principle or theory underlying the invention "X" to be of particular relevance document of particular relevance; the claimed invention cannot be "E" earlier document but published on or after the international filing date considered novel or cannot be considered to involve an inventive "L" document which may throw doubts on priority claim(s) or which is step when the document is taken alone cited to establish the publication date of another citation or other document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is special reason (as specified) "O" combined with one or more other such documents, such combination document referring to an oral disclosure, use, exhibition or other being obvious to a person skilled in the art "&" document published prior to the international filing date but later than document member of the same patent family the priority date claimed Date of the actual completion of the international search Date of mailing of the international search report 16 June 2016 (16.06.2016) 30 June 2016 (30.06.2016) Name and mailing address of the ISA/RU: Authorized officer Federal Institute of Industrial Property, Berezhkovskaya nab., 30-1, Moscow, G-59, I. Golovinova GSP-3, Russia, 125993 Facsimile No: (8-495) 531-63-18, (8-499) 243-33-37 Telephone No. 499-240-25-91