



- (51) International Patent Classification:
H01R 12/71 (2011.01)
- (21) International Application Number:
PCT/US2013/039459
- (22) International Filing Date:
3 May 2013 (03.05.2013)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:
61/642,005 3 May 2012 (03.05.2012) US
- (71) Applicant: MOLEX INCORPORATED [US/US]; 2222 Wellington Court, Lisle, IL 60532 (US).
- (72) Inventors; and
- (71) Applicants : REGNIER, Kent E. [US/US]; c/o Molex Incorporated, 2222 Wellington Court, Lisle, IL 60532 (US). CASHER, Patrick R. [US/US]; c/o Molex Incorporated, 2222 Wellington Court, Lisle, IL 60532 (US). ROWLANDS, Michael [US/US]; c/o Molex Incorporated, 2222 Wellington Court, Lisle, IL 60532 (US).
- (74) Agent: SHELDON, Stephen L.; Molex Incorporated, 2222 Wellington Court, Lisle, IL 60532 (US).

- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published: — with international search report (Art. 21(3))

[Continued on next page]

(54) Title: HIGH DENSITY CONNECTOR




FIG. 1

(57) Abstract: A connector can be provided that allows for improved route-out including straight-back routing. Signal and ground terminal tails can be arranged in a single row to help facilitate such functionality. Consequentially, a connector with two vertically stacked card slots can be provided that allows for straight back routing of the signal traces in four layers while still providing a compact connector design.



- *before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments (Rule 48.2(h))*

HIGH DENSITY CONNECTOR

RELATED APPLICATIONS

[0001] This application claims priority to United States Provisional Application No. 61/642,005, filed May 3, 2013, which is incorporated herein by reference in its entirety.

FIELD OF THE INVENTION

[0002] The present invention relates to the field of connectors, more specifically to the field of connectors suitable for use in applications where the connector is supported by a circuit board.

DESCRIPTION OF RELATED ART

[0003] Connectors are widely used to provide an interface between a circuit board and another connector (such as a plug connector). Due to the continual improvement in computing power and the increased demand for high bandwidth communication channels on the end user side, there has been increased demand for connectors that can handle higher density of transmission channels while at the same time there has been an increased desire to provide connectors that take up less space on a supporting circuit board. Consequentially, connector designs have continued to attempt to increase performance while at the same time increasing density. One major complication with this effort is that more closely arranged communication channels create cross-talk on neighboring channels, thus it becomes more challenging to improve data rates while providing for an increase in density that can actually be mounted on a circuit board. Another major concern for system level developers is that the space required to mount a connector is often not representative of the space needed to route out the connector on a circuit board. In particular, ground vias (which are required to electrically connect to ground terminals) tend to be positioned in locations that interfere with ideal signal trace routing configurations. Accordingly, certain individuals would appreciate further improvements in connector design.

BRIEF SUMMARY

[0004] A connector is disclosed that allows for very compact routing on a minimal number of layers while providing for high performance. In an embodiment, the connector includes pair of signal wafers that are positioned side-by side, each wafer including a first terminal with a contact, a tail and a body extending between the tail and contact so that a pair of the first terminals can form a differential pair. The differential pair can be configured to provide a broad-side coupled configuration in the body of the terminals. The tails are configured to be positioned in a line and the line can be positioned between the body of the different pairs. At least one of the wafers that forms the pair of wafers includes a tail stub that is electrically isolated from the first terminal and includes a tail. A ground wafer is provided adjacent one of the pair of wafers and can include one or more terminals that are arranged such that the body is aligned with the body of the terminals that provide the differential pair. The ground terminal omits a tail and instead the ground terminal is coupled to the tail stub in one of the signal wafers. A conductive member can connect a junction in the ground terminal to a junction in the tail stub.

BRIEF DESCRIPTION OF THE DRAWINGS

[0005] The present invention is illustrated by way of example and not limited in the accompanying figures in which like reference numerals indicate similar elements and in which:

[0006] Fig. 1 illustrates a perspective view of an embodiment of a connector.

[0007] Fig. 2 illustrates another perspective view of the connector depicted in Fig. 1.

[0008] Fig. 3 illustrates a partially exploded perspective view of the connector depicted in Fig. 1.

[0009] Fig. 4 illustrates another perspective view of the embodiment depicted in Fig. 3.

[0010] Fig. 5 illustrates a partially exploded perspective view of an embodiment of a connector.

[0011] Fig. 6 illustrates a partially exploded perspective view of an embodiment of a wafer set.

- [0012] Fig. 7 illustrates another perspective view of the embodiment depicted in Fig. 6.
- [0013] Fig. 8A illustrates an elevated side view of an embodiment of a ground wafer.
- [0014] Fig. 8B illustrates a perspective view of the ground wafer depicted in Fig. 8A.
- [0015] Fig. 9A illustrates an elevated side view of a signal wafer.
- [0016] Fig. 9B illustrates a perspective view of the signal wafer depicted in Fig. 9A.
- [0017] Fig. 10A illustrates a bottom view of a wafer triplet with the frames removed.
- [0018] Fig. 10B illustrates an elevated side view of the embodiment depicted in Fig. 10A.
- [0019] Fig. 11 illustrates a simplified perspective view of an embodiment of a connector.
- [0020] Fig. 12 illustrates another perspective view of the embodiment depicted in Fig. 11.
- [0021] Fig. 13 illustrates a perspective view of another embodiment of a connector.
- [0022] Fig. 14 illustrates a simplified perspective view of the embodiment in Fig. 13.
- [0023] Fig. 15 illustrates a simplified perspective view of the embodiment depicted in Fig. 13.
- [0024] Fig. 16 illustrates a perspective view of the embodiment depicted in Fig. 15 with the frames omitted for purposes of illustration.
- [0025] Fig. 17 illustrates another perspective view of embodiment depicted in Fig. 16.
- [0026] Fig. 18 illustrates a perspective view of the bottom of a plurality of wafers.
- [0027] Fig. 19 illustrates a perspective view of two adjacent signal wafers, illustrating features that can coupled the signal wafers together.

DETAILED DESCRIPTION

[0028] The detailed description that follows describes exemplary embodiments and is not intended to be limited to the expressly disclosed combination(s). Therefore, unless otherwise

noted, features disclosed herein may be combined together to form additional combinations that were not otherwise shown for purposes of brevity.

[0029] Figures 1-10B illustrate features of a first embodiment. As can be appreciated, a connector system 10 includes a set of wafers 50 supported by a housing 20 that is positioned on a circuit board 30. While a partial housing 20 is disclosed, the housing can include sides, a top and rear wall in addition to front portion that supports card slots. Thus, any desirable housing may be provided. It should be further appreciated that while a stacked connector (e.g., two or more vertically arranged card slots) is depicted with a first card slot 21 and a second card slot 22, a single card slot could also be provided. The card slot 21 can have a first side 21a and a second side 21b and the second card slot can have a first side 22a and a second side 22b.

[0030] It should be noted that the depicted housing and wafers have lines indicating two or more piece construction. Such a construction was done for purposes of modeling and is not required in an actual part and it is expected that the various frames and housings can be formed in one piece using convention molding technology. Therefore, the depicted seam lines are not intended to be limiting.

[0031] As depicted, the set of wafers 50 includes a wafer triplet 55 that includes a ground wafer 60 with a frame 61, a first signal wafer 80 with a frame 81 and a second signal wafer 100 with a frame 101. The frame 61 of the ground wafer 60 supports a first ground terminal 62, a second ground terminal 63, a third ground contact 64 and a fourth ground terminal 65. Each of the ground terminals includes a contact 62a, 63a, 64a, 65a and a body 62b-65b and each ground terminal includes an end, such as end 62c. As depicted, the ground terminals do not have tails but do include junction 66.

[0032] The frame 81 of the first signal wafer 80 supports signal terminals 82-85 and each terminal includes a contact, a body and a tail. For example, terminal 82 includes a contact 82a and a body 82b and tails 82c. Similarly the frame 101 of the second signal wafer 100 supports terminals 102-105 and each terminal includes a contact, a body and a tail. For example, terminal 102 includes a contact 102a, a body 102b and a tail 102c. The terminals 62, 82, 102 are configured such that their respective contacts 62a, 82a, 102a are aligned side-by-side on the first side 21a of the first card slot 21 while the contacts 63a, 83a, 103a of terminals 63, 83, 103 are on the second side 21b. The same type of arrangement is also

provided for the second card slot 22. Thus, the depicted embodiment also includes sufficient signal terminals such that wafers 80, 100 provide four signal pairs, each pair on an opposite side of one card slots 21, 22. Thus the depicted embodiment illustrates four terminals in each signal wafer so that the two signal wafers collectively provide four differential pairs.

[0033] As can be appreciated, the differential pairs are edge coupled in the contacts, broad-side coupled in the body and then edge coupled again at the tails. One benefit of the depicted design is that all the tails of the wafer triplet can be arranged in a single row 58a, 58b. This allows the circuit board to have its vias arranged in a corresponding single row 34a, 34b. In addition, the vias are configured so that a row has a G_1 via, a S+, S- pair, a G_2 via, a S+, S- pair, a G_3 via, a G_4 via, a S+, S- pair, a G_5 via, a S+, S- pair, and a G_6 via. In between the rows 34a, 34b are trace paths 35 that allows the signal traces in the board to be routed out in four layers while minimizing board space. In the depicted embodiment, for example, a first trace pair 33a can be routed out on a first layer, a second trace pair 33b can be routed out on a second layer, a third trace pair 33c can be routed out on a third layer and a fourth trace pair 33d can be routed out on a fourth layer, all while staying between a first via row 34a and a second via row 34b. Such a design is particularly helpful when the number of layers available is sufficient to support the multiple rows of traces and the horizontal board space needs to be conserved. Furthermore, such a design is well suited to ganged applications because connectors can be placed beside each other without the need to worry about traces needing to fan out in order to route out the connector on the circuit board, even if the connector is a stacked configuration. Thus the depicted connector allows for simple routing of the traces. In addition the simple routing configuration that is possible tends to improve the performance on the circuit board as there are reduced losses in the circuit board compared to existing designs that route around different ground vias (typically providing more of a fan-out routing in the circuit board).

[0034] As can be appreciated, the ground terminals include junctions that intended to be electrically connected to tail stubs 95. Thus, the ends of the ground terminals are electrically connected to the tail stubs 95 via conductive members 140 that connect to junctions 66 in the tail stubs 95 and the ground terminals. As depicted, there are three junctions 66, one on each side of the ends of ground terminals 62a and 62b, and the ends of the ground terminals are connected together with a bar 68a, 68b that includes the three junctions 66. Tail stubs 95 are supported by the signal wafers 80, 100 so as to provide grounds G'_1 , G'_2 , G'_3 , G'_4 , G'_5 , G'_6

and the conductive member 140 ensures that there is a return to ground path for each ground terminal so that the ground terminals can be electrically connected to a ground via (such as ground vias G₁, G₂, G₃, G₄, G₅, G₆) with the grounds. As depicted, the majority of the tails stubs 95 can be configured to be the same design, which can help to keep the overall costs lower and may also provide more consistent performance.

[0035] It should be noted that while ground terminals are depicted as being substantially the same size as the signal terminals, in alternative embodiments the ground terminals could be provided as shields that are at least twice as wide as the signal terminals and in certain embodiments the ground terminal should be replaced with a shield that would extend between and overlap the ground terminals 62a, 62b. In addition, a wide shield that extends across substantially the entire ground wafer could also be provided. In each embodiment, the junctions 66 and conductive members 140 would allow the ground terminals/ground shield to electrically couple to tails stubs that are electrically coupled to ground (e.g., provide a return path for energy carried on the ground terminals).

[0036] As depicted, the signal wafers are configured so that signal wafer 80 includes three ground stubs 70 and signal wafer 100 includes three ground stubs 70. This allows, when looking at a row, a ground, signal, signal, ground, signal, signal, ground pattern that is repeated. Thus, signal pairs 57 are positioned between ground vias and two ground vias are positioned between the signals pairs in the first and second card slot. The additional ground via helps provide further electrical isolation between the top and bottom card slot and can help reduce cross-talk in a connector that is configured to be compactly designed such that there is limited space between vertical card slots.

[0037] As can be appreciated from Fig. 11 and 12, which illustrate features that can be included in design illustrated in Figs. 1-10B, the tails can be configured to be a press-fit style. Alternatively, the tails can be a simple through-hole style or any other desired tail configuration.

[0038] Figs. 13-19 illustrate another embodiment of a connector that can be used to provide straight-back routing. It should be noted that the use of straight back routing is not required but it is expected to provide space saving benefits on the circuit board. Thus, unless otherwise noted, the style of routing on the circuit board is not intended to be limiting.

[0039] A connector 210 includes a housing 220 with a wafer set 250. The housing can include two card slots 221, 222 and each card slot can include a first side 221a, 222a and a second side 221b, 222b. As can be appreciated, the card slots 221, 222 are on a mating face of the connector 210 and the tails are on a mounting face of the connector 210. As in the above embodiment, triplets 41a, 41b, 41c, 41d are positioned on opposite sides of their respective card slots but are all configured to be connected to a supporting circuit board in the row 258a, thus row 258a includes four terminal pairs 257 and each terminal pair 257 is separated from another terminal pair in the row 258a by at least tail that is connected to a ground terminal by a conductive member 340. As in the above embodiments, the ground tails are formed by tail stubs that are also in the row 258a and the tail stubs are electrically isolated from the signal terminals.

[0040] Similar to the above embodiment, the connector includes rows 258a, 258b of tails and conductive members 340 are used to connect junctions 266 in the bars of the ground terminals to junctions 266 in tail stubs. The tail stubs provide grounds G''₁, G''₂, G''₃, G''₄, G''₅, G''₆. As in the above embodiment, signal pairs S+, S- are positioned so that a ground is on each side of the signal pair.

[0041] The conductive members 340 can be shaped like flat plates and the additional surface area can provide additional shielding between signal pairs within a row. The conductive members 340 can be pressed into channels 361 in the bottom of the wafers (e.g., inserted into the wafers on the mounting side) so that the conductive members 340 can engage the junctions 266 supported by the frames 261, 281, 301. As can be appreciated, the conductive member extends past the frames 281, 301 in the case of a channel 360. In an embodiment, each signal pair will have a conductive member 340 positioned on opposing sides.

[0042] As can be appreciated from Fig. 19, the signal wafers 280, 300 are configured so that their various features interweave with corresponding features in the other wafer. This allows the tails of the signal terminals to be offset toward the row center line. In addition, other features can help hold the wafers together. For example, projections 308 can be configured to engage notches 288. Such construction is not required but helps provide additional spacing control between the two signal wafers and is expected to help improve performance at higher signaling frequencies and associated data rates.

[0043] Fig. 20 illustrates an embodiment of a circuit board 430 in which the rows 458a, 458B have a slight meander in them rather than being a straight line. As can be appreciated, in the depicted embodiment an average center 439 of each row intersects each of the ground vias G and signal vias S+, S-. It should be noted that the average center 439 of Fig. 20 extends through the center of each ground via G but such an alignment, while beneficial to ensure good electrical performance, is not required. It is helpful to ensure that the spacing between like vias in adjacent rows can be kept at a constant distance D, or at least substantially similar distance. As can be appreciated, the meandering of the row causes the trace path 437 to meander. Traces extending along the trace path can meander to match the meander of the trace path 435 (such a configuration is expected to provide superior electrical performance) or can run straight and alternatively get closer to one row or the other (such a configuration is expected to be simpler to route). As in the above embodiment, two ground vias G are positioned between the top and bottom port. If further electrical enhancement is desired, the connector mating interface can be lengthened so that two ground vias are positioned between each differential pair DP. Thus, the depicted connector can readily be modified to provide additional performance enhancements. Naturally, an embodiment with a circuit board as depicted in Fig. 20 will have a connector where the signal terminal tails are offset a different amount than half a wafer thickness (typically less than half a wafer thickness), thus a connector is not limited to depicted embodiments that show the terminals offset by half a wafer thickness).

[0044] The disclosure provided herein describes features in terms of preferred and exemplary embodiments thereof. Numerous other embodiments, modifications and variations within the scope and spirit of the appended claims will occur to persons of ordinary skill in the art from a review of this disclosure.

We claim:

1. A connector, comprising:

a housing have a card slot;

a first wafer having a first and second ground terminal, the first and second ground terminals having, respectively, a first and second contact positioned on opposite sides of the card slot, the first wafer having a bar electrically connecting the first and second ground terminal, the bar including a plurality of first junctions;

a second wafer having a first signal terminal and a second signal terminal, the second wafer supporting a plurality of tail stubs, the signal terminals each having a contact, a signal tail and a body extending therebetween, the contacts of the first and second signal terminals positioned on opposite sides of the card slot and the plurality of tail stubs each having a second junction and a ground tail;

a third wafer having a third signal terminal and a fourth signal terminal, the third and fourth signal terminals each having a contact, a signal tail and a body extending therebetween, the contacts of the third and fourth signal terminals positioned on opposite sides of the card slot, the first terminal of the second wafer and the third terminal of the third wafer forming a first broad-side coupled differential pair and the second terminal of the second wafer and the fourth terminal of the third wafer forming a second broad-side coupled differential pair; and

a plurality of conductive members electrically connecting the first junctions with the second junctions.

2. The connector of claim 1, wherein the tails in the second and third wafer are in a single row.

3. The connector of claim 2, wherein the contacts are in a horizontal orientation and the row of tails extends in a direction transverse to the horizontal direction, the row include the ground tails.

4. The connector of claim 3, wherein the row is a straight line.

5. A connector, comprising:

a housing having a first side and a mounting side, the first side including a card slot and the mounting side configured to be mounted on a circuit board;

a first wafer that supports a plurality of first signal terminals, each first signal terminal including a contact, a tail and a body extending therebetween;

a second wafer that supports a plurality of second signal terminals, each second signal terminal including a contact, a tail and a body extending therebetween, the bodies of the first and second signal terminals being in a broad-side coupled relationship, wherein at least one of the first and second wafers supports a plurality of tail stubs;

a third wafer that supports a plurality of ground terminals, each ground terminal including a contact and a body and an end, the ground terminals not including a tail; and at least one commoning member electrically connecting the ends to the tail stubs.

6. The connector of claim 5, wherein the tails of the signal terminals and the tail stubs are in a single row.

7. The connector of claim 6, wherein the row is a straight line.

8. The connector of claim 5, wherein the ends of the ground terminals are commoned within the third terminal.

9. The connector of claim 5, wherein the wafers have a mounting face and the commoning member is inserted into the wafers from the mounting face.

10. A connector, comprising:

a housing with a card slot on a first face, the card slot having a first side and a second side; and

a plurality of wafers arranged in pattern that includes a ground wafer, a signal wafer and a signal wafer, each of the plurality of wafers supporting a first terminal and a second terminal, the first terminal having a contact on the first side and the second terminal having a contact on the second side, the ground terminals each having an end, the ends being electrically connected to tail stubs supported by the signal wafers.

11. The connector of claim 10, wherein the tail stubs and the tails of the signal terminals are in a single row.

12. The connector of claim 7, wherein the row is a straight line.




FIG. 2




FIG. 3




FIG. 4

5/20




FIG. 5

6/20




FIG. 6








FIG. 7








FIG. 10A




FIG. 10B





FIG. 11

FIG. 12






FIG. 13

14/20




FIG. 14

15/20




FIG. 15




FIG. 16




FIG. 17




FIG. 18

20/20




FIG. 20

A. CLASSIFICATION OF SUBJECT MATTER**H01R 12/71(2011.01)i**

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

H01R 12/71; H01R 13/648; H01R 43/20; H01R 12/20; H01R 13/514

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Korean utility models and applications for utility models

Japanese utility models and applications for utility models

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

eKOMPASS(KIPO internal) & Keywords :connector, high, density, speed, backplane, doughtercard, doughterboard, board-to-board, motherboard, 2nd, second, ground, signal, wafer, plate

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 2011-0300757 A1 (KENT E. REGNIER et al.) 08 December 2011 See paragraphs [0064], [0067]-[0069], [0104]; and figures 1-2, 5, 7, 10, 16-17.	1-12
A	EP 2194606 A1 (TYCO ELECTRONICS CORPORATION) 09 June 2010 See paragraphs [0186], [0206]-[0212]; and figures 31A-31B, 42-43B.	1-12
A	US 2011-0212633 A1 (KENT E. REGNIER et al.) 01 September 2011 See paragraphs [0006], [0025]-[0030]; and figures 1-4.	1-12
A	US 2003-0220019 A1 (TIMOTHY B. BILLMAN et al.) 27 November 2003 See paragraphs [0013]-[0015], [0032]-[0037]; and figures 8, 10-12.	1-12
A	JP 05-290927 A (AMP JAPAN LTD.) 05 November 1993 See paragraphs [0009]-[0018]; and figures 2, 6.	1-12



Further documents are listed in the continuation of Box C.



See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

22 August 2013 (22.08.2013)

Date of mailing of the international search report

23 August 2013 (23.08.2013)

Name and mailing address of the ISA/KR



 Korean Intellectual Property Office
 189 Cheongsa-ro, Seo-gu, Daejeon Metropolitan City,
 302-701, Republic of Korea

Facsimile No. +82-42-472-7140

Authorized officer

KIM Sung Gon

Telephone No. +82-42-481-8746



INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.
PCT/US2013/039459

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2011-0300757 A1	08/12/2011	CN 102318143 A	11/01/2012
		CN 201699248 U	05/01/2011
		CN 201887272 U	29/06/2011
		TW 201034314 A	16/09/2010
		WO 2010-068671 A1	17/06/2010
EP 2194606 A1	09/06/2010	CN 101752700 A	23/06/2010
		CN 101783449 A	21/07/2010
		CN 101783450 A	21/07/2010
		CN 101853996 A	06/10/2010
		CN 101853997 A	06/10/2010
		CN 101888032 A	17/11/2010
		CN 101958473 A	26/01/2011
		CN 101958474 A	26/01/2011
		CN 102185196 A	14/09/2011
		CN 102185223 A	14/09/2011
		CN 102255158 A	23/11/2011
		CN 102255180 A	23/11/2011
		EP 2194607 A1	09/06/2010
		EP 2194607 B1	28/03/2012
		EP 2194609 A1	09/06/2010
		EP 2194610 A1	09/06/2010
		EP 2194611 A1	09/06/2010
		EP 2194612 A1	09/06/2010
		EP 2194614 A1	09/06/2010
		EP 2194615 A1	09/06/2010
		TW 201029274 A	01/08/2010
		TW 201029275 A	01/08/2010
		TW 201029276 A	01/08/2010
		TW 201031054 A	16/08/2010
		TW 201031055 A	16/08/2010
		TW 201031057 A	16/08/2010
		TW 201031060 A	16/08/2010
		TW 201041234 A	16/11/2010
		US 2010-0144165 A1	10/06/2010
		US 2010-0144167 A1	10/06/2010
		US 2010-0144168 A1	10/06/2010
		US 2010-0144169 A1	10/06/2010
		US 2010-0144174 A1	10/06/2010
		US 2010-0144175 A1	10/06/2010
		US 2010-0144176 A1	10/06/2010
		US 2010-0144201 A1	10/06/2010
US 2010-0144203 A1	10/06/2010		
US 2010-0144204 A1	10/06/2010		
US 2010-0151726 A1	17/06/2010		
US 2010-0151741 A1	17/06/2010		
US 7775802 B2	17/08/2010		
US 7811129 B2	12/10/2010		
US 7819697 B2	26/10/2010		

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2013/039459

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
		US 7871296 B2	18/01/2011
		US 7927143 B2	19/04/2011
		US 7931500 B2	26/04/2011
		US 7967637 B2	28/06/2011
		US 7976318 B2	12/07/2011
		US 8016616 B2	13/09/2011
		US 8157591 B2	17/04/2012
		US 8167651 B2	01/05/2012
		US 8187034 B2	29/05/2012
US 2011-0212633 A1	01/09/2011	CN 102177616 A	07/09/2011
		CN 102197540 A	21/09/2011
		CN 102204017 A	28/09/2011
		CN 102204018 A	28/09/2011
		CN 102204026 A	28/09/2011
		CN 102210062 A	05/10/2011
		CN 102210064 A	05/10/2011
		CN 102210065 A	05/10/2011
		CN 102405564 A	04/04/2012
		CN 103001065 A	27/03/2013
		CN 201562801 U	25/08/2010
		CN 201562814 U	25/08/2010
		CN 201562815 U	25/08/2010
		CN 201562825 U	25/08/2010
		CN 201562831 U	25/08/2010
		CN 201562834 U	25/08/2010
		CN 201562835 U	25/08/2010
		CN 201584563 U	15/09/2010
		CN 201838836 U	18/05/2011
		CN 201845897 U	25/05/2011
		JP 2012-502435 A	26/01/2012
		JP 2012-502436 A	26/01/2012
		JP 2012-502437 A	26/01/2012
		JP 2012-502438 A	26/01/2012
		JP 2012-518266 A	09/08/2012
		JP 2013-058497 A	28/03/2013
		JP 5044721 B2	10/10/2012
		TW M395940 U	01/01/2011
		TW M399472 U	01/03/2011
		TW M399495 U	01/03/2011
		US 2011-0212643 A1	01/09/2011
		US 2011-0223805 A1	15/09/2011
		US 2011-0223809 A1	15/09/2011
		US 2011-0223810 A1	15/09/2011
		US 2011-0230104 A1	22/09/2011
		US 2011-0256776 A1	20/10/2011
		US 2011-0269338 A1	03/11/2011
		US 2011-0294347 A1	01/12/2011
		US 2012-0034820 A1	09/02/2012
		US 2012-0214327 A1	23/08/2012

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.
PCT/US2013/039459

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
		US 2012-0264325 A1	18/10/2012
		US 2013-0005173 A1	03/01/2013
		US 2013-0072062 A1	21/03/2013
		US 2013-0157512 A1	20/06/2013
		US 8162675 B2	24/04/2012
		US 8187019 B2	29/05/2012
		US 8226441 B2	24/07/2012
		US 8241045 B2	14/08/2012
		US 8342881 B2	01/01/2013
		US 8414324 B2	09/04/2013
		US 8439704 B2	14/05/2013
		US 8449312 B2	28/05/2013
		US 8460033 B2	11/06/2013
		US 8465302 B2	18/06/2013
		WO 2010-030615 A2	18/03/2010
		WO 2010-030615 A3	20/05/2010
		WO 2010-030616 A1	18/03/2010
		WO 2010-030618 A2	18/03/2010
		WO 2010-030618 A3	20/05/2010
		WO 2010-030619 A2	18/03/2010
		WO 2010-030619 A3	06/05/2010
		WO 2010-030620 A2	18/03/2010
		WO 2010-030620 A3	03/06/2010
		WO 2010-030622 A1	18/03/2010
		WO 2010-030631 A1	18/03/2010
		WO 2010-030635 A1	18/03/2010
		WO 2010-030638 A1	18/03/2010
		WO 2010-096567 A1	26/08/2010
US 2003-0220019 A1	27/11/2003	CN 2490726 Y0	08/05/2002
		CN 2504784 Y0	07/08/2002
		CN 2562391 Y0	23/07/2003
		CN 2562413 Y0	23/07/2003
		CN 2562428 Y0	23/07/2003
		CN 2567822 Y0	20/08/2003
		CN 2572580 Y0	10/09/2003
		CN 2579007 Y0	08/10/2003
		CN 2582211 Y0	22/10/2003
		CN 2587088 Y0	19/11/2003
		CN 2588601 Y0	26/11/2003
		CN 2596613 Y0	31/12/2003
		CN 2599781 Y0	14/01/2004
		CN 2602508 Y0	04/02/2004
		TW 493803 A	01/07/2002
		TW 493806 A	01/07/2002
		TW 555192 U	21/09/2003
		TW 555192 Y	21/09/2003
		US 2002-0127903 A1	12/09/2002
		US 2002-0132477 A1	19/09/2002
		US 2002-0137373 A1	26/09/2002

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2013/039459

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
		US 2002-0137400 A1	26/09/2002
		US 2002-0142675 A1	03/10/2002
		US 2003-0003803 A1	02/01/2003
		US 2003-0220020 A1	27/11/2003
		US 6375508 B1	23/04/2002
		US 6390857 B1	21/05/2002
		US 6623302 B2	23/09/2003
		US 6623310 B1	23/09/2003
		US 6638079 B1	28/10/2003
		US 6638110 B1	28/10/2003
		US 6652319 B1	25/11/2003
		US 6659808 B2	09/12/2003
		US 6663401 B2	16/12/2003
		US 6663427 B1	16/12/2003
		US 6666692 B2	23/12/2003
		US 6672886 B2	06/01/2004
		US 6685488 B2	03/02/2004
JP 05-290927 A	05/11/1993	DE 69326576 D1	04/11/1999
		DE 69326576 T2	04/05/2000
		EP 0563942 A2	06/10/1993
		EP 0563942 A3	02/11/1995
		EP 0563942 B1	29/09/1999
		JP 3298920 B2	08/07/2002
		US 5474472 A	12/12/1995