

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
3 January 2008 (03.01.2008)

PCT

(10) International Publication Number
WO 2008/002944 A1

- (51) International Patent Classification:
H01L 23/02 (2006.01) *H01L 21/52* (2006.01)
- (21) International Application Number:
PCT/US2007/072164
- (22) International Filing Date: 26 June 2007 (26.06.2007)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:
11/479,633 29 June 2006 (29.06.2006) US
- (71) Applicant (for all designated States except US): **INTEL CORPORATION** [US/US]; 2200 Mission College Boulevard, Santa Clara, California 95052 (US).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): **OGATA, Kazuo** [JP/JP]; 2-8-7 Umezono, Tsukuba, Ibaraki 305-0045 (JP). **FUKUO, Tsuyoshi** [JP/JP]; 4-6-B204 Onogawa, Tsukuba, Ibaraki 305-0053 (JP). **ISHIYAMA, Seiji** [JP/JP]; 137-27-209 Tagi-cho, Ushiku, Ibaraki 300-1236 (JP). **KOH, Tetsuhide** [KR/JP]; 2-14-205 Senzoku, Tsuchiura, Ibaraki 300-046 (JP).
- (74) Agents: **VINCENT, Lester, J.** et al.; Blakely, Sokoloff, Taylor & Zafman LLP, 1279 Oakmead Parkway, Sunnyvale, California 94085 (US).


- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, LV, MC, MT, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

- with international search report
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

[Continued on next page]

(54) Title: FLEXIBLE JOINT METHODOLOGY TO ATTACH A DIE ON AN ORGANIC SUBSTRATE



(57) Abstract: In some embodiments, flexible joint methodology to attach a die on an organic substrate is presented. In this regard, an integrated circuit chip package substrate is introduced having an organic substrate, an interposer coupled with a surface of the organic substrate, the interposer having cavities to accept bumps of a die, and a flexible tape layer coupled with a surface of the interposer, the flexible tape layer to couple with bumps of the die. Other embodiments are also disclosed and claimed.

WO 2008/002944 A1



For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

FLEXIBLE JOINT METHODOLOGY TO ATTACH A DIE ON AN ORGANIC SUBSTRATE

FIELD OF THE INVENTION

[0001] Embodiments of the present invention generally relate to the field of integrated circuit packages, and, more particularly to flexible joint methodology to attach a die on an organic substrate.

BACKGROUND OF THE INVENTION

[0002] The demand for enhanced performance and body size reduction of integrated circuit components continues to increase design and fabrication complexity due to the higher bandwidth requirements needed to enable higher clock frequencies. The substrates designed for these components will need to be manufactured with even smaller feature sizes to enable optimization of bandwidth. These smaller feature sizes are likely to lead to more occurrences of issues with conventional solder joints such as lagoon tail, miss-contact by small bumps, shorts to neighboring bumps, and voids in bumps.

BRIEF DESCRIPTION OF THE DRAWINGS

[0003] The present invention is illustrated by way of example and not limitation in the figures of the accompanying drawings in which like references indicate similar elements, and in which:

FIG. 1 is a graphical illustration of an overhead view of a flexible tape with contact points, in accordance with one example embodiment of the invention;

FIG. 2 is a graphical illustration of a cross-sectional view of an integrated circuit package with a flexible joint, in accordance with one example embodiment of the invention;

FIG. 3 is a graphical illustration of a cross-sectional view of an integrated circuit package with a flexible joint, in accordance with one example embodiment of the invention; and

FIG. 4 is a block diagram of an example electronic appliance suitable for implementing an integrated circuit package with a flexible joint, in accordance with one example embodiment of the invention.

DETAILED DESCRIPTION

[0004] In the following description, for purposes of explanation, numerous specific details are set forth in order to provide a thorough understanding of the invention. It will be apparent, however, to one skilled in the art that embodiments of the invention can be practiced without these specific details. In other instances, structures and devices are shown in block diagram form in order to avoid obscuring the invention.

[0005] Reference throughout this specification to “one embodiment” or “an embodiment” means that a particular feature, structure or characteristic described in connection with the embodiment is included in at least one embodiment of the present invention. Thus, appearances of the phrases “in one embodiment” or “in an embodiment” in various places throughout this specification are not necessarily all referring to the same embodiment. Furthermore, the particular features, structures or characteristics may be combined in any suitable manner in one or more embodiments.

[0006] **Fig. 1** is a graphical illustration of an overhead view of a flexible tape with contact points, in accordance with one example embodiment of the invention. In accordance with the illustrated example embodiment, flexible tape 100 includes one or more of contact point 102, plated area 104, via holes 106, and cross cut slits 108.

[0007] Flexible tape 100 represents a film or reeled tape comprising flexible dielectric material that has been processed to include contact points, such as contact point 102. In one embodiment, flexible tape 100 comprises polyimide tape with a thickness of 25um, though other thicknesses may be selected by restitution (contact strength between a die bump and polyimide tape). In another embodiment, flexible tape 100 has a modulus of adhesion to maintain contact with bumps of an integrated circuit die. Flexible tape 100 may be processed as a reel and then cut into individual units for use with individual die or multiple dies.

[0008] Contact point 102 represents one of a plurality of contact points designed to couple with bumps of a die. Contact point 104 includes a plated area 104, via holes 106, and cross cut slits 108.

[0009] Plated area 104 provides electrical conductivity from the bump of the die to via holes 106. In one embodiment, plating area 104 comprises copper plating as the major conductive material and gold/nickel plating as a surface finish.

[0010] Via holes 106 provide electrical coupling from plated area 104 to the substrate below through the interposer, as described in greater detail in reference to Figs. 2 & 3. While four via holes 106 are shown in Fig. 1, any number and any shape of via holes may be utilized so as provide adequate electrical conductivity. In one embodiment, via holes 106 are filled with gold or a gold alloy. In another embodiment, via holes 106 are filled with nickel or a nickel alloy.

[0011] Cross cut slits 108 represent a pattern cut through flexible tape 100 to create flaps that can move down when a die bump is placed from above. As shown, cross cut slits 108 are x-shaped creating four flaps, however other shaped cross cut patterns may be utilized to create two or more flaps. In one embodiment, cross cut slits 108 are created by mechanical punching. In another embodiment, cross cut slits 108 are created by laser ablation.

[0012] **Fig. 2** is a graphical illustration of a cross-sectional view of an integrated circuit package with a flexible joint, in accordance with one example embodiment of the invention. As shown, integrated circuit package 200 includes die 202, die bump 204, flexible tape 206, cavity 207, interposer 208, via 209, underfill 210, substrate bump 212, substrate 214, thermal interface material (TIM) 216, integrated heat spreader (IHS) 218, and capacitor 220.

[0013] Die 202 represents any type of integrated circuit, including, but not limited to, a microprocessor, a controller, a communications processor, or a graphics processor. As part of a manufacturing process die 202 may have die bump 204 among a plurality of solder bumps formed on one side.

[0014] In one embodiment, flexible tape 206, including contacts points such as contact point 102, is aligned with and attached to interposer 208, before die 202 is coupled to flexible tape 206. In one embodiment, a gold surface of flexible tape 206, for example via holes 106, bond with a gold surface of interposer 208.

[0015] Interposer 208 may be ceramic or another dielectric material which provides mechanical support between die 202 and substrate 214. Interposer 208 includes cavities, such as cavity 207 that can at least partially receive die bump 204 and flaps of

flexible tape 206. Cavity 207 is plated with a conductive metal, such as gold or nickel or copper or silver or tungsten, to electrically couple die bump 204 to substrate 214. In one embodiment, interposer 208 also includes via 209, which is filled with a conductive metal or alloy to electrically couple with substrate 214.

[0016] In one embodiment, substrate bump 212 is formed on via 209 of interposer 208, and interposer 208 is coupled with substrate 214 through conventional soldering and underfill 210. In another embodiment, substrate bump 212 is formed on substrate 214 and is soldered to via 209.

[0017] In one embodiment, die 202 is positioned and pressed down such that bump 204 is aligned of a contact point of flexible tape 206, which is aligned with cavity 207, forming a flexible, non-soldered, joint. Thereafter, thermal interface material 216 may be applied to a surface of die 202 to adhere with integrated heat spreader 218.

[0018] While shown in a package, the flexible joint shown in Fig. 2 may be implemented in varying levels of completeness and complexity. For example, interposer 208 may be formed in an organic layer of substrate 214.

[0019] **Fig. 3** is a graphical illustration of a cross-sectional view of an integrated circuit package with a flexible joint, in accordance with one example embodiment of the invention. As shown, integrated circuit package 300 includes die 302, die bump 304, flexible tape layers 306, interposer 308, cavity 309, substrate bump 310, substrate 312, TIM 314, IHS 316, and capacitor 320.

[0020] In this embodiment, two flexible tape layers 306 are bonded on separate surfaces of interposer 308, one to couple with die bump 304 and the other to couple with substrate bump 310. In this embodiment, cavity 309 of interposer 308 extends to both flexible tape layers 306, flaps of which extend into cavity 309.

[0021] **Fig. 4** is a block diagram of an example electronic appliance suitable for implementing an integrated circuit package with a flexible joint, in accordance with one example embodiment of the invention. Electronic appliance 400 is intended to represent any of a wide variety of traditional and non-traditional electronic appliances, laptops, desktops, cell phones, wireless communication subscriber units, wireless communication telephony infrastructure elements, personal digital assistants, set-top boxes, or any electric appliance that would benefit from the teachings of the present invention. In accordance with the illustrated example embodiment, electronic

appliance 400 may include one or more of processor(s) 402, memory controller 404, system memory 406, input/output controller 408, network controller 410, and input/output device(s) 412 coupled as shown in Fig. 5. Processor(s) 402, or other integrated circuit components of electronic appliance 400, may be housed in a package including a flexible joint described previously as an embodiment of the present invention.

[0022] Processor(s) 402 may represent any of a wide variety of control logic including, but not limited to one or more of a microprocessor, a programmable logic device (PLD), programmable logic array (PLA), application specific integrated circuit (ASIC), a microcontroller, and the like, although the present invention is not limited in this respect. In one embodiment, processors(s) 402 are Intel® compatible processors. Processor(s) 402 may have an instruction set containing a plurality of machine level instructions that may be invoked, for example by an application or operating system.

[0023] Memory controller 404 may represent any type of chipset or control logic that interfaces system memory 406 with the other components of electronic appliance 400. In one embodiment, the connection between processor(s) 402 and memory controller 404 may be referred to as a front-side bus. In another embodiment, memory controller 404 may be referred to as a north bridge.

[0024] System memory 406 may represent any type of memory device(s) used to store data and instructions that may have been or will be used by processor(s) 402. Typically, though the invention is not limited in this respect, system memory 406 will consist of dynamic random access memory (DRAM). In one embodiment, system memory 406 may consist of Rambus DRAM (RDRAM). In another embodiment, system memory 406 may consist of double data rate synchronous DRAM (DDRSDRAM).

[0025] Input/output (I/O) controller 408 may represent any type of chipset or control logic that interfaces I/O device(s) 412 with the other components of electronic appliance 400. In one embodiment, I/O controller 408 may be referred to as a south bridge. In another embodiment, I/O controller 408 may comply with the Peripheral Component Interconnect (PCI) Express™ Base Specification, Revision 1.0a, PCI Special Interest Group, released April 15, 2003.

[0026] Network controller 410 may represent any type of device that allows electronic appliance 400 to communicate with other electronic appliances or devices. In one embodiment, network controller 410 may comply with a The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 802.11b standard (approved September 16, 1999, supplement to ANSI/IEEE Std 802.11, 1999 Edition). In another embodiment, network controller 410 may be an Ethernet network interface card.

[0027] Input/output (I/O) device(s) 412 may represent any type of device, peripheral or component that provides input to or processes output from electronic appliance 400.

[0028] In the description above, for the purposes of explanation, numerous specific details are set forth in order to provide a thorough understanding of the present invention. It will be apparent, however, to one skilled in the art that the present invention may be practiced without some of these specific details. In other instances, well-known structures and devices are shown in block diagram form.

[0029] Many of the methods are described in their most basic form but operations can be added to or deleted from any of the methods and information can be added or subtracted from any of the described messages without departing from the basic scope of the present invention. Any number of variations of the inventive concept is anticipated within the scope and spirit of the present invention. In this regard, the particular illustrated example embodiments are not provided to limit the invention but merely to illustrate it. Thus, the scope of the present invention is not to be determined by the specific examples provided above but only by the plain language of the following claims.

CLAIMS

What is claimed is:

1. An integrated circuit chip package substrate comprising:
an organic substrate;
an interposer coupled with a surface of the organic substrate, the interposer having cavities to accept bumps of a die; and
a flexible tape layer coupled with a surface of the interposer, the flexible tape to couple with bumps of the die.
2. The integrated circuit chip package substrate of claim 1, further comprising the flexible tape including slits creating flaps that fold into the cavities when coupled with bumps of the die.
3. The integrated circuit chip package substrate of claim 1, wherein the interposer comprises ceramic material.
4. The integrated circuit chip package substrate of claim 1, wherein the interposer comprises plating of a metal chosen from the group consisting of: nickel, copper, gold, silver, tungsten, and conductive alloys.
5. The integrated circuit chip package substrate of claim 1, wherein the interposer comprises a layer of the substrate.
6. An apparatus comprising:
an integrated circuit die, the integrated circuit die including bumps for electrical coupling;
a thermal interface material layer deposited on a surface of the die;
an integrated heat spreader coupled with the thermal interface material layer;
a flexible tape layer coupled with the bumps of the die; and
an interposer, the interposer including cavities to at least partially receive the bumps of the die.

7. The apparatus of claim 6, further comprising the flexible tape including slits creating flaps that fold into the cavities of the interposer.
8. The apparatus of claim 7, wherein the slits comprise an x-shaped cross cut creating four flaps.
9. The apparatus of claim 6, further comprising the interposer including bumps to couple with a substrate.
10. The apparatus of claim 6, wherein the interposer comprises plating with one or more metals chosen from the group consisting of: nickel, copper, gold, silver, tungsten, and alloys containing nickel, copper, gold, silver or tungsten.
11. An electronic appliance comprising:
 - a network controller;
 - a system memory; and
 - a processor, wherein the processor comprises: a die including bumps, a flexible tape layer including contact areas coupled with the bumps, a ceramic interposer including cavities to at least partially receive the bumps, and a substrate coupled with the interposer.
12. The electronic appliance of claim 11, wherein the flexible tape layer comprises polyimide tape having a thickness of 25um.
13. The electronic appliance of claim 11, further comprising the interposer including bumps that are soldered to the substrate.
14. The electronic appliance of claim 11, further comprising a second flexible tape layer that couples the substrate with the interposer.

15. The electronic appliance of claim 11, wherein the flexible tape couples with the interposer through a gold-to-gold bond.
16. An apparatus comprising:
 - an integrated circuit die;
 - a substrate;
 - flexible tape adhering the die to the interposer; and
 - an interposer coupling the die to the substrate.
17. The apparatus of claim 16, wherein the flexible tape layer comprises a copper-plated polyimide tape with a gold/nickel plated surface finish.
18. The apparatus of claim 16, wherein the interposer comprises ceramic material with cavities that surround bumps on the die pushing down contact points in the flexible tape.
19. The apparatus of claim 16, wherein the flexible tape comprises x-shaped cross cut contact points containing four flaps.
20. The apparatus of claim 16, wherein the flexible tape comprises copper-plated polyimide tape having a thickness selected by restitution.

1/2




FIG. 1




FIG. 2




FIG. 3




FIG. 4

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US2007/072164**A. CLASSIFICATION OF SUBJECT MATTER****H01L 23/02(2006.01)i, H01L 21/52(2006.01)i**

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 8 H01L 23/02, H01L 21/52

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Korean Utility models and applications for Utility models since 1975.
Japanese Utility models and applications for Utility models since 1975.

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

e-KIPASS (KIPO internal); package, flexible, interposer

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 6,525,407 B1 (Novellus System) 25 Feb. 2003 see abstract, claims 1~11, Figs. 1~17	1 ~ 20
A	US 6,103,554 A (Samsung Electronics) 15 Aug. 2000 see abstract, claims 1~16, Figs. 1~12	1 ~ 20
A	US 5,332,864 A (VLSI Technology) 26 Jul. 1994 see abstract, claims 1~17, Figs. 1~3	1 ~ 20
A	US 6,376,769 B1 (Amerasia International Technology) 23 Apr. 2002 see abstract, claims 1~71, Figs. 1~32	1 ~ 20
A	US 2006-22328 A1 (Teck Kheng Lee) 02 Feb. 2006 see abstract, claims 1~57, Figs. 1~22	1 ~ 20

 Further documents are listed in the continuation of Box C. See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

13 NOVEMBER 2007 (13.11.2007)

Date of mailing of the international search report

13 NOVEMBER 2007 (13.11.2007)

Name and mailing address of the ISA/KR

Korean Intellectual Property Office
920 Dunsan-dong, Seo-gu, Daejeon 302-701,
Republic of Korea

Facsimile No. 82-42-472-7140

Authorized officer

BAK, Jun yung

Telephone No. 82-42-481-5729



INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2007/072164

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 06525407 B1	25.02.2003	US 6743661 B1	01.06.2004
US 06103554 A	15.08.2000	JP 11-251474 A JP 3507349 B2 KR 0247463 B1 KR 1999-0065152 A TW 497229 A	17.09.1999 15.03.2004 15.03.2000 05.08.1999 01.08.2002
US 05332864 A	26.07.1994	None.	
US 6376769 B1	23.04.2002	AU 2001-45500 A1 CN 1352804 A EP 01194955 A1 JP 2003-500832 A KR 2002-11414 A US 2002-46873 A1 US 2004-159462 A1 US 6580031 B1 US 6717819 B1 US 7154046 B2 WO 2001-69675 A1 WO 2000-70676 A1	24.09.2001 05.06.2002 10.04.2002 07.01.2003 08.02.2002 25.04.2002 19.08.2004 17.06.2003 06.04.2004 26.12.2006 20.09.2001 23.11.2000
US 2006-22328 A1	02.02.2006	US 2006-094159 A1 US 2006-175699 A1 US 7105918 B2	04.05.2006 10.08.2006 12.09.2006