

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
18 August 2005 (18.08.2005)

PCT

(10) International Publication Number
WO 2005/076367 A1

(51) International Patent Classification⁷: **H01L 29/786**,
27/12, G02F 1/1368

(21) International Application Number:
PCT/KR2005/000380

(22) International Filing Date: 7 February 2005 (07.02.2005)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
10-2004-0008346 9 February 2004 (09.02.2004) KR

(71) Applicant (for all designated States except US): **SAM-SUNG ELECTRONICS CO., LTD.** [KR/KR]; 416, Maetan-dong, Yeongtong-gu, Suwon-si, Gyeonggi-do, 442-742 (KR).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **RYU, Min-Seong** [KR/KR]; Shinnamusil Jugong 5-danji Apt. 514-1602, Yeongtong-dong, Paldal-gu, Suwon-si, Gyeonggi-do 442-727 (KR). **LEE, Yong-Uk** [KR/KR]; Yaksu Apt.

309, Jung-dong, Jungwon-gu, Seongnam-si, Gyeonggi-do, 464-896 (KR). **CHOI, Tae-Young** [KR/KR]; 301, 122-670, Jegi-dong, Dongdaemun-gu, Seoul 130-060 (KR). **KIM, Bo-Sung** [KR/KR]; 20th Fl, 474-20, Bangbae 2-dong, Seocho-gu, Seoul 137-819 (KR).

(74) Agent: **YOU ME PATENT AND LAW FIRM**; Seolim Bldg., 649-10, Yoksam-dong, Kangnam-ku, Seoul 135-080 (KR).


(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI,


[Continued on next page]

(54) Title: THIN FILM TRANSISTOR ARRAY PANEL AND MANUFACTURING METHOD THEREOF

A



B



(57) Abstract: The present invention provides a thin film transistor comprising: a substrate (110); a gate electrode (124) formed on the substrate; a gate insulating layer (140) covering the substrate and the gate electrode; a source electrode and a drain electrode (173, 175) formed on the gate insulating layer; a semiconductor layer (150) formed on the gate insulating layer, the source electrode and the drain electrode; and a passivation layer (180) covering the semiconductor layer, the source electrode, the drain electrode and the gate insulating layer, wherein at least one of the gate insulating layer and the passivation layer is made of Parylene.



FR, GB, GR, HU, IE, IS, IT, LU, MC, NL, PL, PT, RO,
SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN,
GQ, GW, ML, MR, NE, SN, TD, TG).

— *before the expiration of the time limit for amending the
claims and to be republished in the event of receipt of
amendments*

Published:

— *with international search report*

*For two-letter codes and other abbreviations, refer to the "Guid-
ance Notes on Codes and Abbreviations" appearing at the begin-
ning of each regular issue of the PCT Gazette.*

THIN FILM TRANSISTOR ARRAY PANEL AND MANUFACTURING METHOD**THEREOF****BACKGROUND OF THE INVENTION****(a) Field of the Invention**

5 The present disclosure relates to a thin film transistor array panel and a manufacturing method thereof.

(b) Description of the Related Art

A liquid crystal display (LCD) is one of the most widely used flat panel displays. An LCD includes two panels provided with field-generating electrodes, and a liquid
10 crystal (LC) layer interposed between them. The LCD displays images by applying voltages to the field-generating electrodes to generate an electric field in the LC layer, which rearranges orientations of LC molecules in the LC layer to adjust polarization of an incident light.

Recently an LCD includes two panels provided with field-generating electrodes
15 respectively, wherein one panel has a plurality of pixel electrodes in a matrix and the other has a common electrode covering the entire surface of the panel. The LCD can display images by applying a different voltage to each pixel electrode. For this purpose thin film transistors having three terminals to switch voltages applied to pixel electrodes are connected to the pixel electrodes. And gate lines to transmit signals for controlling
20 thin film transistors and data lines to transmit voltages applied to pixel electrodes are

formed on a thin film transistor array panel.

Such an LCD panel has a multi-layer structure piling up several conductive layers and insulating layers. Gate lines, data lines, and pixel electrodes are made of different conductive layers (each called a gate electric conductor, a data electric conductor, and a pixel electric conductor) and separated from each other by insulating layers. Generally they are arranged one after another from the bottom layer.

Though glass is generally used as a substrate for an LCD, plastic is used for manufacturing a flexible thin film transistor array panel.

In a manufacturing process of the flexible thin film transistor array panel, chemical vapor deposition (CVD) and baking have a great problem of requiring a high temperature.

Deposition of a nitride film (SiN_x) for a gate insulating layer, an amorphous silicon layer, and an organic insulating layer and thermal processes require a high temperature.

Generally, a plastic substrate of a flexible thin film transistor array panel is made of Poly Ether Sulphone (PES), Arylite, and Kapton as an aligning layer. Though such plastic substrates have high heat resistance, coefficient of thermal expansion (CTE) of them are much different from CTE of silicon (Si).

Accordingly, a stress caused by the difference of CTE between the plastic substrate and the nitride film (SiN_x), an amorphous silicon layer, or an organic insulating

layer in a high temperature process induces problems such that the substrate is heavily bent or the thin film is easily unfastened.

SUMMARY OF THE INVENTION

The present invention provides a thin film transistor array panel and a
5 manufacturing method thereof wherein a gate insulating layer and a passivation layer are made of Parylene being deposited in a room temperature.

The present invention provides a thin film transistor array panel comprising: a substrate; a gate electrode formed on the substrate; a gate insulating layer covering the gate electrode and the substrate; a source electrode and a drain electrode formed on
10 the gate insulating layer; a semiconductor layer formed on the gate insulating layer and the source electrode and the drain electrode; and a passivation layer covering the semiconductor layer, the source electrode, the drain electrode, and the gate insulating layer, wherein at least one of the gate insulating layer and the passivation layer is made of Parylene.

15 The substrate may be made of one material selected from plastic, glass, and metal. The semiconductor layer may be made of an organic semiconductor layer or a silicon semiconductor layer. The thin film transistor array panel further comprises a pixel electrode formed on the passivation layer and connected to the drain electrode through a contact hole of the passivation layer that exposes a portion of the drain electrode.

20 The present invention provides a manufacturing method of a thin film transistor

array panel comprises forming a gate electrode on a substrate; forming a gate insulating layer covering the gate electrode on the substrate; forming a source electrode and a drain electrode on the gate insulating layer; forming a semiconductor layer covering the source electrode and a portion of the drain electrode; and forming a passivation layer
5 covering the gate insulating layer, the source electrode, the drain electrode, and the semiconductor layer, wherein at least one of the gate insulating layer and the passivation layer is made of Parylene.

Here, the gate insulating layer and the passivation layer may be made of Parylene by chemical vapor deposition.

10 The present invention provides a thin film transistor comprising: a substrate; a gate electrode formed on the substrate; a gate insulating layer covering the substrate and the gate electrode; a semiconductor layer formed on the gate insulating layer and disposed on the corresponding portion of the gate electrode; a source electrode and a drain electrode contacting portions of the semiconductor layer, formed on the gate
15 insulating layer, and separated by a predetermined distance; and a passivation layer covering the semiconductor layer, the gate insulating layer, the source electrode, and the drain electrode, wherein at least one of the gate insulating layer and the passivation layer is made of Parylene.

The present invention provides a thin film transistor array panel comprising: a
20 substrate; a source electrode and a drain electrode formed on the substrate and

separated by a predetermined distance; a semiconductor layer covering the source electrode and the drain electrode; a gate insulating layer covering the substrate and the semiconductor layer; a gate electrode formed on the gate insulating layer and disposed on the corresponding portion between the source electrode and the drain electrode; and
5 a passivation layer covering the gate insulating layer and the gate electrode, wherein at least one of the gate insulating layer and the passivation layer is made of Parylene.

The thin film transistor may further comprise a pixel electrode formed on the passivation layer and connected to the drain electrode through a contact hole of the gate insulating layer and the passivation layer that exposes a portion of the drain
10 electrode.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a layout view of a thin film transistor array panel according to a first to third embodiments of the present invention;

15 Fig. 2 is a sectional view of the thin film transistor array panel according to a first embodiment of the present invention shown in Fig. 1 taken along the line II - II';

Figs. 3A to 3E are sectional views illustrating sequential steps of a manufacturing method of a thin film transistor array panel according to the first embodiment of the present invention;

20 Fig. 4 is a sectional view of the thin film transistor array panel according to a

second embodiment of the present invention shown in Fig. 1 taken along the line II - II';
and

Fig. 5 is a sectional view of the thin film transistor array panel according to a
third embodiment of the present invention shown in Fig. 1 taken along the line II - II'.

5 DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Preferred embodiments of the present invention now will be described more
fully hereinafter with reference to the accompanying drawings, in which preferred
embodiments of the invention are shown. The present invention may, however, be
embodied in different forms and should not be construed as being limited to the
10 embodiments set forth herein.

In the drawings, the thickness of layers, films, and regions are exaggerated for
clarity. Like numerals refer to like elements throughout. It will be understood that when
an element such as a layer, film, region, or substrate is referred to as being "on" another
element, it can be directly on the other element or intervening elements may also be
15 present. By contrast, it will be understood that when an element such as a layer, film,
region, or substrate is referred to as being "directly on" another element, it means that
intervening elements must not be present.

Henceforth, a structure of a thin film transistor array panel and a manufacturing
method thereof according to embodiments of the present invention will be described in
20 detail with reference to accompanying drawings.

Fig. 1 is a layout view of a thin film transistor array panel according to a first to third embodiment of the present invention and Fig. 2 is a sectional view of the thin film diode array panel according to a first embodiment of the present invention shown in Fig. 1 taken along the line II - II'.

5 As shown in Fig. 1 and Fig. 2, metal wiring paths of gate lines 121, 124, and 129 are formed on a substrate 110 in a thin film transistor array panel according to a first embodiment of the present invention. The substrate 110 may be made of plastic, glass, or metal. A thin film transistor array panel according to a first embodiment of the present invention will be described on the basis of a plastic substrate.

10 A gate line 121 transmitting a gate signal is extending in a traverse direction. A plurality of gate electrodes 124 consist of upward or downward salient portions of the gate line 121. The width of the one end 129 of the gate line 121 is enlarged for contacting with and receiving a scanning signal from an external circuit.

The gate line 121 includes a conductive layer made of silver (Ag) series such as silver or silver alloys or aluminum (Al) series such as aluminum or aluminum alloys. The gate line 121 may have a multi-layer structure further including other conductive layers made of other materials specially such as chrome (Cr), titanium (Ti), tantalum (Ta), molybdenum (Mo), and their alloys (for example molybdenum-tungsten (MoW) alloys) having a good physical, chemical, and electric contact properties with indium tin oxide (ITO) or indium zinc oxide (IZO). A good combination of a lower layer and an upper

15
20

layer is chrome/aluminum-neodymium (Cr/Al-Nd) alloys.


The edge surfaces of the gate lines 121 are tapered, and the inclination angle of the edge surfaces with respect to a surface of the substrate 110 is in a range of about 30-80 degrees.

5 A gate insulating layer 140 made of Parylene is formed on the gate line 121.

Parylene as the abbreviation for poly-para-xylylene are polymers formed by chemical vapor deposition (CVD) in a vacuum.


Such structures of Parylene polymers are shown in chemical formula 1 to chemical formula 3.

10 [Chemical formula 1]




[Chemical formula 2]

15



[Chemical formula 3]



5

Chemical formula 1 shows a Parylene dimer, chemical formula 2 shows a Parylene monomer, and chemical formula 3 shows a Parylene polymer.

Such Parylene polymers have photo transmittance of above 95%. As shown in Table 1 and Table 2, Parylene polymers have merits of very low gas permeability and moisture vapor permeability.

[Table 1]

Gas permeability(25°C)(cm ³ · mil)/(100ln ² /d · atm)				
Polymer	N ₂	O ₂	CO ₂	H ₂
Parylene N	7.7	39	214	540
Parylene C	1.0	7.2	7.7	110
Parylene D	4.5	32	13	240
Epoxide	4	5-10	8	110
Silicone	-	50000	300000	45000
Urethane	80	200	3000	-


[Table 2]

Moisture Vapor permeability(relative humidity 90%, 37°C)(g · mil)/(100ln ² /d)	
Parylene N	1.5
Parylene C	0.21
Parylene D	0.25
Epoxide	1.79-2.38
Silicone	4.4-7.9
Urethane	2.4-8.7

Here Parylene N is a Parylene having H as a substituent of its benzene ring.


- 5 Parylene C is a Parylene having a Cl as a substituent of its benzene ring. Parylene D is a Parylene having two Cl as substituents of its benzene ring. Chemical formula 4 to chemical formula 6 below show Parylene N, Parylene C, and Parylene D respectively.

[Chemical formula 4]




5

[Chemical formula 5]



[Chemical formula 6]

10



Since Parylene N has a very low dielectric constant and a very high dielectric strength, Parylene N fits as an insulating layer. Also the dielectric constant Parylene N is

very stable with respect to the temperature. Since Parylene films are not harmful to humans, Parylene well fits for coatings medical instruments. Parylene C has very low permeability of moisture and corrosive gases and also has very good electrical and mechanical properties. Since Parylene C can be uniformly coated without pin holes,

5 Parylene C well fits for a coated layer requiring resistance against corrosion and chemicals. Parylene D also well fits for a coated layer requiring endurance in high temperature.

Parylene polymers have great coating uniformities and coating thickness of Parylene polymers can be controlled from 1000 Å to a few μm . As shown in Table 3,

10 Parylene polymers have excellent properties as an insulating layer due to their very low dielectric constants. [Table 3]

Characteristic	Parylene N	Parylene C	Parylene D	Epoxide	Silicone	Urethane
Dielectric Strength	7000	5600	5500	-	-	-
Dielectric Constant (60Hz)	2.65	3.15	2.84	3.5-5.0	2.7-3.1	5.3-7.8

When Parylene is polymerized, Parylene polymer is not resolved by any existing organic solvent and has good chemical resistance.

Since Parylene polymers can be deposited in a room temperature, Parylene

15 polymers do not induce a heat stress. Since Parylene polymers are dry coated without

using solvent, Parylene polymers are environmentally friendly. Since Parylene polymers do not use any additive, they do not generate gases. Accordingly, Parylene polymers well fit for manufacturing a thin film transistor array panel specially using silicon. When Parylene polymers are used, manufacturing processes are simplified. Accordingly,
5 manufacturing cost can be decreased.

A data line 171 and a drain electrode 175 are formed on the gate insulating layer 140.

The data line 171 is mainly extending in a longitudinal direction. The data line 171 intersects the gate line 121 and transmits an image signal. A plurality of branches
10 extended from each data line 171 toward the drain electrodes 175 form source electrodes 173. A pair of the source electrode 173 and the drain electrode 175 are separated from each other and located on both sides with respect to a gate electrode 124. The drain electrode 175 has an enlarged portion 176 overlapping a pixel electrode 190 which will be described later. The gate electrode 124, the source electrode 173, and
15 the drain electrode 175 form a thin film transistor (TFT) along with a channel region 154 of a semiconductor layer 150 which will be described later. A channel of the thin film transistor is formed on the channel region 154 interposed between the source electrode 173 and the drain electrode 175.

The width of the one end 179 of the data line 171 is enlarged for contacting with
20 and receiving an image signal from an external circuit.

Also the data line 171 and the drain electrode 175 include a conductive layer made of silver (Ag) series or aluminum (Al) series. The data line 171 and the drain electrode 175 may have multi-layered structures further including other conductive layers made of other materials such as chrome (Cr), titanium (Ti), tantalum (Ta),
5 molybdenum (Mo), and their alloys.

The edge surfaces of the data lines 121 and the drain electrodes 175 are tapered, and the inclination angle of the edge surfaces with respect to a surface of the substrate 110 is in a range of about 30-80 degrees.

A semiconductor layer 150 covering an exposed portion of the gate insulating
10 layer 140 interposed between the source electrode 173 and the drain electrode 175, the source electrode 173, and the drain electrode 175 is formed.

The semiconductor layer 150 may be made of a silicon semiconductor or an organic semiconductor.

When the semiconductor is made of a silicon semiconductor layer 150, the
15 semiconductor is made of a hydrogenated a-Si (a-Si as the abbreviation for amorphous silicon). A plurality of ohmic contact stripes and ohmic contact islands made of a heavily doped n⁺ hydrogenated a-Si or a silicide are formed on the upper surface of the hydrogenated a-Si.

On the other hand, an organic semiconductor layer 150 may be made of a
20 derivative including substituents one of tetracene and pentacene or oligothiophene

having four to eight thiophene ring which are connected through 2, 5 position.

The organic semiconductor layer 150 may be made of a perylenetetracarboxylic dianhydride (PTCDA), an imide derivative of PTCDA, a naphthalenetetracarboxylic dianhydride (NTCDA), or an imide derivative of NTCDA.

5 The organic semiconductor layer 150 may be made of a metallized phthalocyanine, a halide of it, or a derivative including perylene, corone, or substituents of perylene and corone. Here a metal material added to the metallized phthalocyanine may be copper (Cu), cobalt (Co), or zinc (Zn).

Also the organic semiconductor layer 150 may be made of co-oligomer or
10 co-polymer of thienylene and vinylene. The organic semiconductor layer 150 may be made of thiophene.

The organic semiconductor layer 150 may be made of perylene, corone, or a derivative including substituents of them.

Also the organic semiconductor layer 150 may be made of a derivative
15 that includes aromatic or heteroaromatic ring and more than one hydrocarbon chain containing one carbon to thirty carbons.

A passivation layer 180 covers the semiconductor layer 150, the source electrode 173, the drain electrode 175, and the gate insulating layer 140. A contact hole 183 exposing an enlarged portion 176, namely a portion of the drain electrode 176, is
20 formed on the passivation layer 180. The passivation layer 180 may be made of

Parylene.

A pixel electrode 190 connected to the drain electrode 175 through the contact hole 183 is formed on the passivation layer 180.

A manufacturing method of a thin film transistor array panel according to an embodiment of the present invention will be described in detail.

Figs. 3A to 3E are sectional views illustrating sequential steps of a manufacturing method of a first embodiment of the present invention.

First, as shown in Fig. 3A, a gate electrode 124 is formed on a substrate 110. Here the transparent insulating substrate 110 may be made of glass, silicon, or plastic.

10 The gate electrode 124 is formed on the insulating substrate 110 by photolithographical patterning of a conductive layer such as gold (Au) deposited on the insulating substrate 110.

Next, as shown in Fig. 3B, a gate insulating layer 140 is formed on the substrate 110 and the gate electrode 124. The gate insulating layer 140 is formed by chemical

15 vapor deposition (CVD) of Parylene.

That is to say, Parylene dimers are sublimated in a sublimation part to be dimer gas by increasing temperature. (Vaporization)

The vaporized dimers are decomposed to become monomers while penetrating a heat decomposition region which has a high temperature. (Pyrolysis)

20 The monomer gas flows to a deposition part of the chemical vapor deposition

device and the monomers are polymerized on the surface of the substrate for deposition.

(Polymerization)

The conventional method where the gate insulating layer 140 is formed by chemical vapor deposition of a nitride film (SiN_x) is performed in a temperature about 5 150°C. Such a high temperature induces stress to the gate insulating layer to be unfastened from the plastic substrate.

To prevent the unfastening problem, a trial of using an organic gate insulating layer was performed. However, since most of the organic insulating layers are formed by spin coating, it needs a curing process that is performed in a temperature above 10 200°C and takes curing time more than one hour. This curing process induces heavy bending of the plastic substrate and damage to the functional adhesive which is disposed on a lower side of the plastic substrate.

In the present invention, since a gate insulating layer 140 is formed by chemical vapor deposition of Parylene in a room temperature, the stress between the substrate 15 110 and the gate insulating layer 140 is not induced and the lower adhesive does not have damage.

Subsequently, as shown in Fig. 3C, a source electrode 173, a drain electrode 175, and an enlarged portion 176 of the drain electrode 175 are formed on the gate insulating layer 140. They are formed by photo-etching of a conductive layer such as 20 gold (Au) formed by vacuum heat deposition.

Next, as shown in Fig. 3D, a semiconductor layer 150 covering an exposed portion of the gate insulating layer 140 interposed between the source electrode 173 and the drain electrode 175, the source electrode 173, and the drain electrode 175 is formed. The semiconductor layer 150 may be made of a silicon semiconductor or an organic semiconductor.

Subsequently, as shown in Fig. 3E, a passivation layer 180 covering the semiconductor layer 150, the source electrode 173, the drain electrode 175, and the gate insulating layer 140 is formed, and a contact hole 183 is formed to expose the enlarged portion 176 of the drain electrode 175 by photo-etching.

Next, as shown in Fig. 2, a pixel electrode 190 is formed on the passivation layer 180 to contact the enlarged portion 176 through the contact hole 183.

Conventionally, when a semiconductor layer is made of an organic semiconductor such as Pentacene, the passivation layer is formed of an organic insulating layer. However, in such a case, a solvent may permeate to the semiconductor layer and the passivation layer may have cracks on the passivation layer while curing.

However, since a passivation layer made of Parylene according to a first embodiment of the present invention is formed without a heat curing, permeation of solvent and cracks induced by heat contraction are prevented

Since substituent disposed on a phenyl ring of Parylene can easily be changed, a molecule having a molecular alignment fitting for an organic semiconductor can be

formed.

Since the passivation layer is made of an organic insulating layer having a low dielectric constant, a thin film transistor array panel having high aperture ratio can be manufactured.

5 Fig. 1 and Fig. 4 show a thin film transistor array panel according to a second embodiment of the present invention. In Fig. 1 and Fig. 4, the same reference numeral represents the same element having the same functions.

Fig. 1 is a layout view of a thin film transistor array panel according to a first to third embodiment of the present invention, and Fig. 4 is a sectional view of the thin film transistor array panel according to a second embodiment of the present invention
10 shown in Fig. 1 taken along the line II-II'.

As shown in Fig. 1 and Fig. 4, metal wiring paths of gate lines 121, 124, and 129 are formed on a substrate 110 in a thin film transistor array panel according to a second embodiment of the present invention. The substrate 110 may be made of plastic,
15 glass, or metal. A thin film transistor array panel according to the second embodiment of the present invention will be described on the basis of a plastic substrate.

A gate line 121 transmitting a gate signal is extending in a traverse direction. A plurality of gate electrodes 124 consist of upward or downward salient portions of the gate line 121. The width of the one end 129 of the gate line 121 is enlarged for
20 contacting with and receiving a scanning signal from an external circuit.

The gate line 121 includes a conductive layer made of silver (Ag) series such as silver or silver alloys or aluminum (Al) series such as aluminum or aluminum alloys. The gate line 121 may have a multi-layer structure further including other conductive layers made of other materials specially such as chrome (Cr), titanium (Ti), tantalum (Ta), molybdenum (Mo), and their alloys (for example molybdenum-tungsten (MoW) alloys) having a good physical, chemical, and electric contact properties with indium tin oxide (ITO) or indium zinc oxide (IZO). A good combination of a lower layer and an upper layer is chrome/aluminum-neodymium (Cr/AlNd) alloys.

The edge surfaces of the gate lines 121 are tapered, and the inclination angle of the edge surfaces with respect to a surface of the substrate 110 is in a range of about 30-80 degrees.

A gate insulating layer 140 made of Parylene is formed on the gate line 121.

Parylene as the abbreviation for poly-para-xylylene are polymers formed by chemical vapor deposition (CVD) in a vacuum.

A semiconductor layer 150 is formed on the gate insulating layer 140 to correspond the gate electrode 124.

The semiconductor layer 150 may be made of a silicon semiconductor or an organic semiconductor.

When the semiconductor is made of a silicon semiconductor layer 150, the semiconductor is made of a hydrogenated a-Si (a-Si as the abbreviation for amorphous silicon). A plurality of ohmic contact stripes and ohmic contact islands

made of a heavily doped n⁺ hydrogenated a-Si or a silicide are formed on the upper surface of the hydrogenated a-Si.

On the other hand, an organic semiconductor layer 150 may be made of a derivative including substituents one of tetracene and pentacene or oligothiophene
5 having four to eight thiophene ring which are connected through 2, 5 position.

The organic semiconductor layer 150 may be made of a perylenetetracarboxylic dianhydride (PTCDA), an imide derivative of PTCDA, a naphthalenetetracarboxylic dianhydride (NTCDA), or an imide derivative of NTCDA.

The organic semiconductor layer 150 may be made of a metallized
10 phthalocyanine, a halide of it, or a derivative including perylene, corone, or substituents of perylene and corone. Here a metal material added to the metallized phthalocyanine may be copper (Cu), cobalt (Co), or zinc (Zn).

Also the organic semiconductor layer 150 may be made of co-oligomer or co-polymer of thienylene and vinylene. The organic semiconductor layer 150 may be
15 made of thiophene.

The organic semiconductor layer 150 may be made of perylene, corone, or a derivative including substituents of them.

Also the organic semiconductor layer 150 may be made of a derivative that includes aromatic or heteroaromatic ring and more than one hydrocarbon chain
20 containing one carbon to thirty carbones.

A data line 171 and a drain electrode 175 are formed on a portion of the semiconductor layer 150 and the gate insulating layer 140 to contact with the portion of the semiconductor layer 150.

The data line 171 is mainly extending in a longitudinal direction. The data line
5 171 intersects the gate line 121 and transmits an image signal. A plurality of branches extended from each data line 171 toward the drain electrodes 175 form source electrodes 173. A pair of the source electrode 173 and the drain electrode 175 are separated from each other and located on both sides with respect to a gate electrode 124. The drain electrode 175 has an enlarged portion 176 overlapping a pixel electrode
10 190 which will be described later. A gate electrode 124, the source electrode 173, and the drain electrode 175 form a thin film transistor (TFT) along with a channel region 154 of a semiconductor layer 150 which will be described later. A channel of the thin film transistor is formed on the channel region 154 interposed between the source electrode 173 and the drain electrode 175.

15 The width of the one end 179 of the data line 171 is enlarged for contacting with and receiving an image signal from an external circuit.

Also the data line 171 and the drain electrode 175 include a conductive layer made of silver (Ag) series or aluminum (Al) series. The data line 171 and the drain electrode 175 may have multi-layered structures further including other conductive
20 layers made of other materials such as chrome (Cr), titanium (Ti), tantalum (Ta),

molybdenum (Mo), and their alloys.

The edge surfaces of the data lines 121 and the drain electrodes 175 are tapered, and the inclination angle of the edge surfaces with respect to a surface of the substrate 110 is in a range of about 30-80 degrees.

5 A passivation layer 180 covers the semiconductor layer 150, the source electrode 173, the drain electrode 175, and the gate insulating layer 140. A contact hole 183 exposing an enlarged portion 176, namely the enlarged portion 176 of the drain electrode 175, is formed in the passivation layer 180. The passivation layer 180 may be made of Parylene.

10 A pixel electrode 190 connected to the drain electrode 175 through the contact hole 183 is formed on the passivation layer 180.

Fig. 1 and Fig. 5 show a thin film transistor array panel according to a third embodiment of the present invention. In Fig. 1 and Fig. 5, the same reference numeral represents the same element having the same functions.

15 Fig. 1 is a layout view of a thin film transistor array panel according to a first to third embodiment of the present invention, and Fig. 5 is a sectional view of the thin film diode array panel according to a third embodiment of the present invention shown in Fig. 1 taken along the line II - II'.

As shown in Fig. 1 and Fig. 5, in the thin film transistor array panel according to
20 a third embodiment of the present invention, a data line 171 and a drain electrode 175

are formed on an insulating substrate 110. The thin film transistor array panel according to a first embodiment of the present invention will be described on the basis of a plastic substrate.

The data line 171 is mainly extending in a longitudinal direction. The data line
5 171 intersects a gate line 121 which will be described later and transmits an image signal. A plurality of branches extended from each data line 171 toward the drain electrodes 175 form source electrodes 173. A pair of the source electrode 173 and the drain electrode 175 are separated from each other and located on both sides with respect to a gate electrode 124 which will be described later. The drain electrode 175
10 has an enlarged portion 176 overlapping a pixel electrode 190 which will be described later. The gate electrode 124, the source electrode 173, and the drain electrode 175 form a thin film transistor (TFT) along with a channel region 154 of a semiconductor layer 150 which will be described later. A channel of the thin film transistor is formed on the channel region 154 interposed between the source electrode 173 and the drain
15 electrode 175.

The width of the one end 179 of the data line 171 is enlarged for contacting with and receiving an image signal from an external circuit.

Also the data line 171 and the drain electrode 175 include a conductive layer made of silver (Ag) series or aluminum (Al) series. The data line 171 and the drain
20 electrode 175 may have multi-layered structures further including other conductive

layers made of other materials such as chrome (Cr), titanium (Ti), tantalum (Ta), molybdenum (Mo), and their alloys.

The edge surfaces of the data lines 121 and the drain electrodes 175 are tapered, and the inclination angle of the edge surfaces with respect to a surface of the substrate 110 is in a range of about 30-80 degrees.

A semiconductor layer 150 is formed on the source electrode 173, the drain electrode 175, and an exposed portion of the substrate 110 interposed between the source electrode 173 and the drain electrode 175.

The semiconductor layer 150 may be made of a silicon semiconductor or an organic semiconductor.

When the semiconductor is made of a silicon semiconductor layer 150, the semiconductor is made of a hydrogenated a-Si (a-Si as the abbreviation for amorphous silicon). A plurality of ohmic contact stripes and ohmic contact islands made of a heavily doped n⁺ hydrogenated a-Si or a silicide are formed on the upper surface of the hydrogenated a-Si.

On the other hand, an organic semiconductor layer 150 may be made of a derivative including substituents one of tetracene and pentacene or oligothiophene having four to eight thiophene ring which are connected through 2, 5 position.

The organic semiconductor layer 150 may be made of a perylenetetracarboxylic dianhydride (PTCDA), an imide derivative of PTCDA, a naphthalenetetracarboxylic

dianhydride (NTCDA), or an imide derivative of NTCDA.

The organic semiconductor layer 150 may be made of a metallized phthalocyanine, a halide of it, or a derivative including perylene, corone, or substituents of perylene and corone. Here a metal material added to the metallized phthalocyanine
5 may be copper (Cu), cobalt (Co), or zinc (Zn).

Also the organic semiconductor layer 150 may be made of co-oligomer or co-polymer of thienylene and vinylene. The organic semiconductor layer 150 may be made of thiophene.

The organic semiconductor layer 150 may be made of perylene, corone, or a
10 derivative including substituents of them.

Also the organic semiconductor layer 150 may be made of a derivative that includes aromatic or heteroaromatic ring and more than one hydrocarbon chain containing one carbon to thirty carbones.

A gate insulating layer 140 made of Parylene is formed on the substrate 110,
15 the source electrode 173, the drain electrode 175, and the semiconductor layer 150.

Parylene as the abbreviation for poly-para-xylylene are polymers formed by chemical vapor deposition (CVD) in a vacuum.

The gate lines 121, 124, and 129 are formed on the gate insulating layer 140.

A gate line 121 transmitting a gate signal is extending in a traverse direction. A
20 plurality of gate electrodes 124 consist of upward or downward salient portions of the

gate line 121. The width of the one end 129 of the gate line 121 is enlarged for contacting with and receiving a scanning signal from an external circuit.

The gate line 121 includes a conductive layer made of silver (Ag) series such as silver or silver alloys or aluminum (Al) series such as aluminum or aluminum alloys. The gate line 121 may have a multi-layer structure further including other conductive layers made of other materials specially such as chrome (Cr), titanium (Ti), tantalum (Ta), molybdenum (Mo), and their alloys (for example molybdenum-tungsten (MoW) alloys) having a good physical, chemical, and electric contact properties with indium tin oxide (ITO) or indium zinc oxide (IZO). A good combination of a lower layer and an upper layer is chrome/aluminum-neodymium (Cr/AlNd) alloys.

The edge surfaces of the gate lines 121 are tapered, and the inclination angle of the edge surfaces with respect to a surface of the substrate 110 is in a range of about 30-80 degrees.

A passivation layer 180 covers the semiconductor layer 150, the source electrode 173, the drain electrode 175, and the gate insulating layer 140. A contact hole 183 exposing an enlarged portion 176, namely the enlarged portion 176 of the drain electrode 175, is formed in the passivation layer 180. The passivation layer 180 may be made of Parylene.

A pixel electrode 190 connected to the drain electrode 175 through the contact hole 183 is formed on the passivation layer 180.

In the present invention, since a gate insulating layer 140 is formed by chemical vapor deposition of Parylene in a room temperature, the stress between the substrate 110 and the gate insulating layer 140 is not induced and the lower adhesive does not have damage.

5 In addition, since a passivation layer made of Parylene according to the present invention is formed without a heat curing, permeation of solvent and cracks induced by heat contraction are prevented

 Although the illustrative embodiments have been described herein with reference to the accompanying drawings, it is to be understood that the present
10 invention is not limited to those precise embodiments, and that various changes and modifications may be affected therein by one of ordinary skill in the related art without departing from the scope or spirit of the invention. All such changes and modifications are intended to be included within the scope of the invention as defined by the appended claims.

15

WHAT IS CLAIMED IS:

1. A thin film transistor array panel comprising:

a substrate;

a gate electrode formed on the substrate;

5 a gate insulating layer covering the gate electrode and the substrate;

a source electrode and a drain electrode formed on the gate insulating layer;

a semiconductor layer formed on the gate insulating layer and the source
electrode and the drain electrode; and

a passivation layer covering the semiconductor layer, the source electrode, the
10 drain electrode, and the gate insulating layer,

wherein at least one of the gate insulating layer and the passivation layer is
made of Parylene.
2. The thin film transistor array panel of claim 1, wherein the substrate is made
of one material selected from plastic, glass, and metal
- 15 3. The thin film transistor of claim 1, wherein the semiconductor layer is made of
an organic semiconductor layer or a silicon semiconductor layer.
4. The thin film transistor array panel of claim 1 further comprising a pixel
electrode formed on the passivation layer and connected to the drain electrode through
a contact hole of the passivation layer that exposes a portion of the drain electrode.
- 20 5. A manufacturing method of a thin film transistor array panel comprising:

forming a gate electrode on a substrate;

forming a gate insulating layer covering the gate electrode on the substrate;

forming a source electrode and a drain electrode on the gate insulating layer;

forming a semiconductor layer covering the source electrode and a portion of

5 the drain electrode; and

forming a passivation layer covering the gate insulating layer, the source electrode, the drain electrode, and the semiconductor layer,

wherein at least one of the gate insulating layer and the passivation layer is made of Parylene.

10 6. The manufacturing method of a thin film transistor of claim 1, wherein the gate insulating layer and the passivation layer is made of Parylene by chemical vapor deposition.

7. A thin film transistor comprising:

a substrate;

15 a gate electrode formed on the substrate;

a gate insulating layer covering the substrate and the gate electrode;

a semiconductor layer formed on the gate insulating layer and disposed on the corresponding portion of the gate electrode;

20 a source electrode and a drain electrode contacting portions of the semiconductor layer, formed on the gate insulating layer, and separated by a

predetermined distance; and

a passivation layer covering the semiconductor layer, the gate insulating layer, the source electrode, and the drain electrode,

~ wherein at least one of the gate insulating layer and the passivation layer is
5 made of Parylene.

8. A thin film transistor array panel comprising:

a substrate;

a source electrode and a drain electrode formed on the substrate and separated by a predetermined distance;

10 a semiconductor layer covering the source electrode and the drain electrode;

a gate insulating layer covering the substrate and the semiconductor layer;

a gate electrode formed on the gate insulating layer and disposed on the corresponding portion between the source electrode and the drain electrode; and

a passivation layer covering the gate insulating layer and the gate electrode,

15 wherein at least one of the gate insulating layer and the passivation layer is made of Parylene.

9. The thin film transistor of claim 8 further comprising a pixel electrode formed on the passivation layer and connected to the drain electrode through a contact hole of the gate insulating layer and the passivation layer that exposes a portion of the drain
20 electrode.

FIG. 1




FIG. 2




FIG. 3A




FIG. 3B




FIG. 3C




FIG. 3D




FIG. 3E




FIG. 4





FIG. 5



INTERNATIONAL SEARCH REPORT

International application No.
PCT/KR 2005/000380

A. CLASSIFICATION OF SUBJECT MATTER

IPC⁷: H01L 29/786, H01L 27/12, G02F 1/1368

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC⁷: H01L, G02F

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

Epodoc, WPI, PAJ, TXT, Inspec, XPIEE, XPESP, XPIEE

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	DE 19712233 A1 (LG ELECTRONICS) 30 October 1997 (30.10.1997) <i>page 5, lines 7-11; page 11, line 61 - page 12, line 67; figures 10A-11F.</i>	7,8,9
	--	
X	US 6211928 B1 (OH et al) 3 April 2001 (03.04.2001) <i>abstarct; figures 8A-8J and the associated description.</i>	7
	--	
P,X	REESE C. et al. Organic thin fim transistors. Materials Today. September 2004, Vol. 7, No. 9, pages 20-27 <i>section "device design and fabrication".</i>	1,2,3,5

☐ Further documents are listed in the continuation of Box C.☒ See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search
24 May 2005 (24.05.2005)Date of mailing of the international search report
8 June 2005 (08.06.2005)Name and mailing address of the ISA/ AT
Austrian Patent Office
Dresdner Straße 87, A-1200 ViennaAuthorized officer
HARASEK S.

Facsimile No. +43 / 1 / 534 24 / 535

Telephone No. +43 / 1 / 534 24 / 574

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/KR 2005/000380

Patent document cited in search report			Publication date	Patent family member(s)			Publication date
A				none			
DE	A1	19712233	1997-10-30	US	B1	6211928	2001-04-03
				JP	A	10041519	1998-02-13
				GB	A	2311653	1997-10-01
				US	A	6100954	2000-08-08
				FR	A1	2746961	1997-10-03
US	B1	6211928	2001-04-03	DE	A1	19737372	1998-03-05
				JP	A	10096963	1998-04-14
				FR	A1	2752988	1998-03-06
				GB	A	2316793	1998-03-04
				US	B1	6188452	2001-02-13