(19) World Intellectual Property Organization

International Bureau





(43) International Publication Date 29 January 2009 (29.01.2009)

(10) International Publication Number WO 2009/014909 A 2

(51) International Patent Classification: *H04B 1/16* (2006.01)

(21) International Application Number:

PCT/US2008/069667

(22) International Filing Date: 10 July 2008 (10.07.2008)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:

11/781,195 20 July 2007 (20.07.2007) US

(71) Applicant (for all designated States except US): CRESTA TECHNOLOGY CORPORATION [US/US]; 2880 Lakeside Drive, Suite 201, Santa Clara, California 95054 (US).

(72) Inventors; and

(75) Inventors/Applicants (for US only): HABER, George T [US/US]; 2880 Lakeside Drive, Suite 201, Santa Clara, California 95054 (US). MURGULESCU, Mihai H [US/US]; 2880 Lakeside Drive, Suite 201, Santa Clara, California 95054 (US).

- (74) Agent: POPOVICI, Andrei D; Law Office of Andrei D. Popovici, P.C., 4020 Moorpark Ave., Suite 101, San Jose, California 95117 (US).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MT, NL, NO, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

 without international search report and to be republished upon receipt of that report



(54) Title: MOBILE RADIO RECEIVER POWER MANAGEMENT SYSTEMS AND METHODS

(57) Abstract: In some embodiments, an analog radio receiver circuit is configured alternatively in a full-power mode when the receiver is situated in- cradle and connected to an external power source, and in a power-saving mode when the receiver is not connected to the external power source. In the power-saving mode, a scaled-down power level is supplied to an analog radio signal processing circuit component such as an amplifier, filter, oscillator, or mixer. Scaling down the power supplied to analog circuit components allows reducing their power consumption, at the expense of degraded circuit performance (e.g. increased non-linearity and intermodulation, decreased filter selectivity). Switching between full-power and power-saving modes may be achieved by controlling the connection of internal nodes of the signal processing circuit to a power source, and/or inserting circuit components (e.g. resistors, active devices, filter poles) into the signal processing circuit.

Mobile Radio Receiver Power Management Systems and Methods

BACKGROUND

[0001] This invention relates to radio communications systems and methods, and in particular to systems and methods for managing the power consumption and performance of analog radio receiver integrated circuits.

[0002] The demands placed on the batteries of radio communications devices have increased as such devices incorporate increasingly complex functionality. Increasing power demands pose new challenges for system designers attempting to balance system functionality and power consumption requirements.

15 SUMMARY

10

20

25

30

[0003] According to one aspect, a method of controlling a radio receiver comprises determining whether the radio receiver is connected to an external power source; when the radio receiver is connected to the external power source, configuring the radio receiver in a full-power mode to supply a full power level to an analog circuit component of a signal processing circuit of the radio receiver; and when the radio receiver is not connected to the external power source, configuring the radio receiver in a power-saving mode to supply a scaled-down power level to the analog circuit component.

[0004] According to another aspect, a radio receiver includes—a radio signal processing circuit configured to process a set of electric signals derived from a set of radio signals; and a power control circuit connected to the signal processing circuit and configured to control a supply of a full power level to an analog circuit component of the signal processing circuit of the radio receiver when the radio receiver is connected to an external power source; and control a supply of a scaled-down power level to the analog circuit component when the radio receiver is not connected to the external power source.

[0005] According to another aspect, a method of controlling a performance of an analog radio receiver signal processing circuit comprises determining whether a radio receiver

including the signal processing circuit is connected to an external power source; when the radio receiver is connected to the external power source, supplying a full power level to an analog circuit component of the signal processing circuit; and when the radio receiver is not connected to the external power source, supplying a scaled-down power level to the analog component.

BRIEF DESCRIPTION OF THE DRAWINGS

5

10

15

20

25

[0006] The foregoing aspects and advantages of the present invention will become better understood upon reading the following detailed description and upon reference to the drawings where:

[0007] Fig. 1 shows a system including a radio communications device and associated charging cradle, according to some embodiments of the present invention.

[0008] Fig. 2 is a schematic diagram of the cradle and radio communications device of Fig. 1 according to some embodiments of the present invention.

[0009] Fig. 3 shows a radio receiver circuit including a number of exemplary circuit components configurable in full-power and power-saving modes by a power control circuit, according to some embodiments of the present invention.

[0010] Fig. 4 illustrates an exemplary amplifier circuit capable of being configured in full-power and power-saving modes, according to some embodiments of the present invention.

[0011] Fig. 5 illustrates an exemplary analog filter circuit capable of being configured in full-power and power-saving modes, according to some embodiments of the present invention.

[0012] Fig. 6 shows an exemplary analog oscillator circuit capable of being configured in full-power and power-saving modes, according to some embodiments of the present invention.

DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS

[0013] The following description illustrates the present invention by way of example and not necessarily by way of limitation. Any reference to an element is understood to refer to at least one element. A set of elements is understood to include one or more elements. A plurality of elements includes at least two elements. Any recited connection is understood to

encompass a direct operative connection or an indirect operative connection through intermediary structure(s). A radio receiver may include components such as a radio transmitter, user interface, display, and data storage media, among others, in addition to components configured to receive/process radio signals. A circuit component refers to a part of a circuit, and may include multiple interconnected transistors, resistors, capacitors, and/or other individual circuit devices. A scaled-down power level is a non-zero power level lower than a full power level.

5

10

15

20

25

30

[0014] Fig. 1 shows including a radio transceiver device a system 20 (transmitter/receiver) 26 and associated charging cradle 24, according to some embodiments of the present invention. Device 26 may be a conventional radio receiver capable of receiving radio-frequency (e.g. FM radio, satellite/XM radio, GSM) signals and playing back audio and/or video data encoded by the signals. Device 26 may include a mobile phone or other bidirectional radio communications device. Device 26 is placed in cradle 24 for charging and for in-cradle use, and removed from cradle 24 for autonomous, self-powered use away from cradle 24. When within cradle 24, device 26 is electrically connected to cradle 24 along an interface surface 30.

[0015] Fig. 2 is a schematic diagram of cradle 24 and device 26 according to some embodiments of the present invention. Cradle 24 includes a power supply circuit 32 connected to a power source 33 external to cradle 24 and device 26, and a docking interface 30a connected to power supply circuit 32. Power source 33 may be the electrical grid or a car battery, for example. Device 26 includes a docking interface 30b configured to mate with interface 30a when device 26 is situated in cradle 24. Device 26 further includes a battery 34 and a transceiver integrated circuit 36 connected to interface 30b, and an antenna 38 connected to transceiver circuit 36. Battery 34 powers transceiver circuit 36, and is charged through interface 30b when device 26 is connected to cradle 24. Antenna 38 receives/and or sends data from/to transceiver circuit 36.

[0016] Transceiver circuit 36 includes a digital processor 40, a power control circuit (PCC) 44, an analog radio receiver circuit 46, and an analog radio transmitter circuit 48. Radio receiver circuit circuit 46 and radio transmitter circuit 48 are connected to antenna 38, digital processor 40 and power control circuit 44. Radio receiver circuit circuit 46 and radio transmitter circuit 48 include analog circuitry configured to process received radio-frequency

signals and generate outgoing radio signals, respectively. Such analog circuitry may include components such as filters, amplifiers, and oscillators, among others. Digital processor 40 is connected to docking interface 30b, receiver circuit 46 and transmitter circuit 48. Digital processor 40 includes a processor such as a microcontroller configured to perform digital processing functions such as digital baseband modulation.

5

10

15

20

25

30

[0017] PCC 44 is connected to docking interface 30b, receiver circuit 46 and transmitter circuit 48. PCC 44 sets the power modes of receiver circuit 46 and transmitter circuit 48 according to a cradle-connection status of device 26. When device 26 is connected to cradle 24, PCC 44 sets receiver circuit 46 and transmitter circuit 48 to a full-power, performance-optimized mode. When device 26 is not connected to cradle 24, PCC 44 sets receiver circuit 46 and transmitter circuit 48 to a power-saving, degraded-performance mode. In some embodiments, PCC 44 may include or be formed by a simple one-bit connection (pin) or one-bit register field indicating whether device 26 is docked in cradle 24.

[0018] In the full-power mode, a number of analog processing stages of circuits 46, 48 are provided with performance-optimized, relatively-high power levels. In some embodiments, such processing stages include fixed-gain and/or variable-gain amplifiers, filters, oscillators, and mixers, among others. Fig. 3 shows a number of exemplary analog circuit components of receiver circuit 46, configurable in full-power and power-saving modes by PCC 44: an amplifier 50, a filter 52, an oscillator 54 and a mixer circuit 56. In the power-saving, degraded-performance mode, the analog circuit components are provided with scaled-down, power-consumption optimized power levels. The performance characteristics (e.g. linearity, noise, filter roll-off, oscillator phase noise) of analog circuitry (e.g. CMOS or bipolar) generally depend on the power supplied to the circuits. Providing maximum power to such components optimizes their performance, which may be particularly desirable indoors or in other environments having RF-obstructing structures.

[0019] The process of configuring circuits 46, 48 in full-power and power-saving modes may be better understood by considering the configuration of several circuit components described below. The description below uses particular examples of circuit configurations and transistor types (e.g. bipolar, MOS); other circuit configurations and transistor types may be used in some embodiments of the present invention. For example, in some embodiments,

all power control/switching transistors are MOS (n-MOS or p-MOS) transistors, while all other transistors are bipolar or MOS transistors.

5

10

15

20

25

30

[0020] Fig. 4 illustrates an exemplary fixed-gain amplifier circuit 50 capable of being configured in full-power and power-saving modes, according to some embodiments of the present invention. Amplifier circuit 50 includes two power-control transistor devices 58a-b having their gates connected to PCC 44 (Fig. 2). Power-control devices 58a-b control the effective insertion and removal of corresponding power control resistors 60a-b into/from emitter degeneration resistive circuits 62a-b, respectively. Resistive circuit 62a includes resistors 60a, 64a connected in parallel, while resistive circuit 62b includes resistors 60b, 64b connected in parallel. The collectors of devices 66a-b are connected to a voltage V_{cc} through resistors 68a-b, respectively. The emitters of devices 66a-b are connected to ground through current sources 70a-b and resistive circuits 62a-b, respectively. An input voltage V_{in} is provided at the commonly-connected gates of devices 66a-b. As described below, PCC devices 58a-b and current sources 70a-b operate under the control of power control signals PC received from PCC 44 (Fig. 2).

[0021] In the full-power, performance-optimized mode, PCC devices 58a-b are turned off, the resulting equivalent resistance of circuits 62a-b has a high value, and current sources 70a-b set the current through devices 66a-b to a high, performance-optimized value. In the power-saving, degraded-performance mode, PCC devices 58a-b are turned off, the resulting equivalent resistance of circuits 62a-b has a low value, and current sources 70a-b set the current through devices 66a-b to a low, power-saving value. The voltage gain of amplifier circuit 50 is identical in both modes. Increasing the current through devices 66a-b leads to increased power consumption, and at the same time improved linearity for amplifier circuit 50. The linearity of amplifier circuit 50 may be characterized by the value of the IP3 (third order intercept point) parameter. In the power-saving mode, the emitter degeneration provided by the relatively-high equivalent resistance of circuits 62a-b allows achieving improved circuit linearity. In exemplary embodiments, the circuit linearity increases with the product of the transconductance of devices 66a-b and the emitter degeneration resistance of The transconductance increases with the current through devices 66a-b. circuits 62a-b. Increasing the current through devices 66a-b and the resistance of resistive circuits 62a-b improves the linearity of amplifier circuit 50 while the amplifier gain is kept constant.

[0022] An exemplary variable-gain amplifier may be generated by inserting current steering quads between the collectors of devices 66a-b and resistors 68a-b, respectively, in the configuration of Fig. 4. Such a variable-gain amplifier may be switched between full-power and power-saving modes using PCC devices 58a-b as described above.

5

10

15

20

25

30

[0023] Fig. 5 illustrates an exemplary analog RC or LC filter circuit 68 capable of being configured in full-power and power-saving modes, according to some embodiments of the present invention. Filter circuit 68 includes multiple sequential filter stages 72a-b including corresponding inductive/resistive elements 74a-b and capacitors 76a-b, respectively. In some embodiments, elements 74a-b are inductors, and filter circuit 68 is an LC filter. Suitable inductors may be implemented using active devices. In some embodiments, elements 74a-b are resistors, and filter circuit 68 is an RC filter. A set of switches, shown schematically at 80, 80', are used to insert and/or remove filter stage 72b into/from filter circuit 68 under the control of PCC 44 (Fig. 2). Switches 80, 80' may be implemented using active devices. The performance characteristics of filter circuit 68 depend on whether filter stage 72b is connected as part of filter circuit 68. For example, inserting filter stage 72b into filter circuit 68 improves the roll-off (width of the filter transition band) of filter circuit 68, while leading to an increase in the power consumption of filter circuit 68.

[0024] In the full-power, performance-optimized mode, switches 80, 80' connect filter stage 72b to stage 72a, and filter circuit 68 has a relatively steep roll-off. In the power-saving, degraded-performance mode, switches 80, 80' disconnect filter stage 72b from filter circuit 68, and filter circuit 68 has a flatter roll-off. Disconnecting filter stage 72b leads to a scaling-down of the power supplied to filter circuit 68, and results in lower power consumption by filter circuit 68. If an LC filter, filter circuit 68 includes three poles in the power-saving mode, and five poles in the full-power mode. If an RC filter, filter circuit 68 includes one pole in the power-saving mode, and three poles in the full-power mode. In some embodiments, filter circuits and/or disconnectable power-control filter stages may include higher numbers of poles than shown in Fig. 5.

[0025] Fig. 6 shows an exemplary analog oscillator circuit 82 capable of being configured in full-power and power-saving modes, according to some embodiments of the present invention. Oscillator circuit 82 includes a power control transistor device 86 having its gate connected to PCC 44 (Fig. 2), for receiving a power control signal PC. A full-power current

path transistor device 88 and an always-on current path transistor device 94 establish corresponding current paths between ground and V_{cc} through a transistor device 90. A transistor device 96 connects a current source 98 to ground. Current source 98 is also connected to the gate of device 94. A capacitive/inductive circuit section 92 is further connected between ground and the gate of device 90.

5

10

15

20

25

30

[0026] Power control device 86 turns on/off a full-power current path I_{fp} through transistor device 88. Device 88 has its gate connected to power-control device 86. An always-on current path I_{alw} carries current regardless of the status (on/off) of power control device 86. Increasing the current through device 90 by turning on the full-power current path through device 88 increases the power consumption of oscillator circuit 82, and at the same time reduces its phase noise.

[0027] In some embodiments, an analog circuit component configurable in full-power and power-saving modes may include a mixer circuit. An exemplary mixer circuit may be generated by inserting mixer quads between the collectors of devices 66a-b and resistors 68a-b, respectively, in the configuration of Fig. 4. Such a mixer may be switched between full-power and power-saving modes using PCC devices 58a-b as described above. In the full-power more, the mixer uses a high level of power and exhibits superior linearity, as measured for example by the IP3 parameter. In the power-saving mode, the mixer uses less power and displays degraded linearity.

[0028] The exemplary power control systems and methods described above allow configuring a radio communications system in two modes, each representing a different tradeoff between power consumption and circuit performance (as measured by e.g. linearity, roll-off, phase noise). For example, in a perfectly linear system, an input signal of a given input frequency results in an output signal purely at that frequency. Real circuits exhibit some non-linearity, which results in output signals having higher-harmonic frequency components. The presence of multiple frequencies leads to undesirable intermodulation, or mixing of signals to generate additional signals which are not harmonics of the original signals. Such additional signals may distort and interfere with generating accurate output RF signals. The linearity of analog circuits including active devices (e.g. CMOS or bipolar transistors) generally varies with their power consumption. When a full power level is

7

supplied to an analog circuit stage, the stage is generally more linear and exhibits less intermodulation and resulting noise and/or distortion.

[0029] Configuring analog circuit stages in a full power mode is particularly useful when the communications device is docked and thus connected to a power supply external to the radio receiver device. Docking stations are often situated indoors or inside vehicles, where signal obstructions make improved receiver sensitivity particularly desirable. Supplying higher power levels to analog circuit stages allows improving the radio receiver circuit's sensitivity. When the radio receiver is mobile and disconnected from an external power supply, receiver analog circuit stages are configured in a power saving mode to improve battery life. Undocked radio receivers are often used outdoors, where signal obstructions are often of less concern than indoors, and thus a lower receiver sensitivity may be acceptable to the end user.

5

10

15

[0030] Acceptable tradeoffs between receiver performance (measured for example as sensitivity or linearity) and available power budgets may be determined empirically for a given circuit design. For a given circuit, a system designer may first select a performance metric (e.g. linearity/IP3, filter roll-off) values deemed acceptable for each of the two modes, and select appropriate power budgets to achieve the two performance metric values.

[0031] It will be clear to one skilled in the art that the above embodiments may be altered in many ways without departing from the scope of the invention. Accordingly, the scope of the invention should be determined by the following claims and their legal equivalents.

8

l		CLAIMS
2		
3	What	is claimed is:
4		
1	1.	A method of controlling a radio receiver comprising:
2		determining whether the radio receiver is connected to an external power source;
3		when the radio receiver is connected to the external power source, configuring the radio
4		receiver in a full-power mode to supply a full power level to an analog circuit
5		component of an analog signal processing circuit of the radio receiver; and
6		when the radio receiver is not connected to the external power source, configuring the
7		radio receiver in a power-saving mode to supply a scaled-down power level to the
8		analog circuit component.
9		
1	2.	The method of claim 1, wherein the analog circuit component comprises an
2		amplification circuit.
3		
1	3.	The method of claim 1, wherein the analog circuit component comprises an oscillator
2		circuit.
3		
1	4.	The method of claim 1, wherein the analog circuit component comprises a filter
2		circuit.
3		
1	5.	The method of claim 1, wherein the analog circuit component comprises a mixer
2		circuit.
3		
1	6.	The method of claim 1, further comprising switching between the full-power mode
2		and the power-saving mode by inserting a resistor into the signal processing circuit to
3		change a voltage of an internal node of the signal processing circuit.
4		

7. The method of claim 1, further comprising switching between the full-power mod
and the power-saving mode by activating the gate of a power control transistor to
connect an internal node of the signal processing circuit to a power source.
8. The method of claim 1, further comprising switching between the full-power mod
and the power-saving mode by activating the gate of a power control transistor to
interconnect two internal nodes of the signal processing circuit.
9. The method of claim 1, further comprising switching between the full-power mod
and the power-saving mode by inserting a circuit section including a set of activ
devices into the signal processing circuit.
10. The method of claim 9, wherein the analog circuit component comprises a filte
circuit, and the circuit section comprises a filter pole.
11. The method of claim 1, wherein determining whether the radio receiver is connected
to an external power source comprises determining whether the radio receiver i
positioned in a receiver cradle.
12. A radio receiver comprising:
an analog radio receiver signal processing circuit configured to process a set of electri
signals derived from a set of radio signals; and
a power control circuit connected to the signal processing circuit and configured to
control a supply of a full power level to an analog circuit component of the signa
processing circuit of the radio receiver when the radio receiver i
connected to an external power source; and
control a supply of a scaled-down power level to the analog circuit componen
when the radio receiver is not connected to the external power source.
•
13. The receiver of claim 12, further comprising a power source detection circuit
connected to the power control circuit and configured to determine whether the radio

3

receiver is connected to the external power source, and to transmit to the power

4		control circuit an indicator of whether the radio receiver is connected to the external
5		power source.
6		
1	14.	The receiver of claim 12, wherein the analog circuit component comprises an
2		amplification circuit.
3		
1	15.	The receiver of claim 12 wherein the analog circuit component comprises an
2		oscillator circuit.
3		
1	16.	The receiver of claim 12, wherein the analog circuit component comprises a filter
2		circuit.
3		
1	17.	The receiver of claim 12, wherein the analog circuit component comprises a mixer
2		circuit.
3		
1	18.	The receiver of claim 12, further comprising a resistor insertable into the signal
2		processing circuit under a control of the power control circuit to change a voltage of
3		an internal node of the signal processing circuit.
4		
1	19.	The receiver of claim 12, further comprising a power control transistor configured to
2		connect an internal node of the signal processing circuit to a power source under a
3		control of the power control circuit.
4		
1	20.	The receiver of claim 12, further comprising a power control transistor configured to
2		interconnect two internal nodes of the signal processing circuit under a control of the
3		power control circuit.
4		
1	21.	The receiver of claim 12, further comprising a circuit section including a set of active
2		devices insertable into the signal processing circuit under a control of the power
3		control circuit.
		11

4

2

22. The receiver of claim 21, wherein the analog circuit component comprises a filter circuit, and the circuit section comprises a filter pole.




FIG. 2




FIG. 3

2/3




FIG. 4




FIG. 5






FIG. 6